- 您现在的位置：买卖IC网 > PDF目录384954 > TC58NS256DC (Toshiba Corporation) TENTATIVE TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS 256-MBIT (32M ?8 BITS) CMOS NAND E2PROM (32M BYTE SmartMediaTM) PDF资料下载
参数资料
| 型号： | TC58NS256DC |
| 厂商： | Toshiba Corporation |
| 英文描述： | TENTATIVE TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS 256-MBIT (32M ?8 BITS) CMOS NAND E2PROM (32M BYTE SmartMediaTM) |
| 中文描述： | 马鞍山暂定东芝数字集成电路硅栅CMOS 256兆位（32M的？8位）的CMOS NAND型E2PROM的（32兆字节SmartMediaTM） |
| 文件页数： | 16/33页 |
| 文件大小： | 709K |
| 代理商： | TC58NS256DC |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页当前第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页
TC58NS256DC
2000-08-27 16/33
Schematic Cell Layout and Address Assignment
The Program operation works on page units while the Erase operation works on block units.
A page consists of 528 bytes in which 512 bytes are
used for main memory storage and 16 bytes are for
redundancy or for other uses.
1 page
=
528 bytes
1 block
=
528 bytes
×
32 pages
=
(16K
+
512) bytes
Capacity
=
528 bytes
×
32 pages
×
2048 blocks
An address is read in via the I/O port over three
consecutive clock cycles, as shown in Table 1.
Table 1. Addressing
I/O8
I/O7
I/O6
I/O5
I/O4
I/O3
I/O2
I/O1
First cycle
A7
A6
A5
A4
A3
A2
A1
A0
Second cycle
A16
A15
A14
A13
A12
A11
A10
A9
Third cycle
A24
A23
A22
A21
A20
A19
A18
A17
A0~A7:
A9~A24: Page address
A14~A24: Block address
A9~A13: NAND address in block
Column address
*
: A8 is automatically set to Low or High by a 00H command or a 01H command.
Operation Mode: Logic and Command Tables
The operation modes such as Program, Erase, Read and Reset are controlled by the ten different command
operations shown in Table 3. Address input, command input and data input/output are controlled by the CLE,
ALE, CE, WE, RE and WP signals, as shown in Table 2.
Table 2. Logic table
CLE
ALE
CE
WE
RE
WP
Command Input
H
L
L
H
*
Data Input
L
L
L
H
*
Address Input
L
H
L
H
*
Serial Data Output
L
L
L
H
*
During Programming (Busy)
*
*
*
*
*
H
During Erasing (Busy)
*
*
*
*
*
H
Program, Erase Inhibit
*
*
*
*
*
L
H: V
IH
, L: V
IL
,
*
: V
IH
or V
IL
32 pages
1 block
16
512
I/O1
I/O8
8I/O
528
65536 pages
2048 blocks
=
Figure 2. Schematic Cell Layout
=
相关PDF资料 |
PDF描述 |
|---|---|
| TC58V32ADC | 32M Bit (4M×8Bits ) CMOS Flash Memory(4M×8位CMOS闪速存储器) |
| TC59RM716RB-6 | 128M Bits（256K x16x32Banks）DRAM(128M位（256K x16x32组）动态RAM) |
| TC59RM716RB-7 | 128M Bits（256K x16x32Banks）DRAM(128M位（256K x16x32组）动态RAM) |
| TC59RM716RB-8 | 128M Bits（256K x16x32Banks）DRAM(128M位（256K x16x32组）动态RAM) |
| TC59RM718MB-6 | 144M Bits（256K x18x32Banks）DRAM(144M位（256K x18x32组）动态RAM) |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TC58NVG0S3AFT05 | 制造商:TOSHIBA 制造商全称:Toshiba Semiconductor 功能描述:1 GBIT (128M 】 8 BITS) CMOS NAND EEPROM |
| TC58NVG0S3AFTI | 制造商:Toshiba America Electronic Components 功能描述:1GB LARGE BLOCK INDUSTRIA |
| TC58NVG0S3CTA | 制造商:Toshiba America Electronic Components 功能描述:1GB X8 LARGE BLOCK SLC NAND - Bulk |
| TC58NVG0S3EBAI4 | 制造商:Toshiba America Electronic Components 功能描述:SLC NAND Flash 3.3V 1Gbit 63-Pin TFBGA 制造商:Toshiba America Electronic Components 功能描述:1GB SLC NAND BGA 43NM LB (EEPROM) - Trays 制造商:Toshiba America Electronic Components 功能描述:1GBITS SLC BGA PACKAGE 制造商:Toshiba America Electronic Components 功能描述:NAND Flash 1Gbit 128Mx8bit 25ns TFBGA63 制造商:Toshiba 功能描述:SLC NAND Flash 3.3V 1Gbit 63-Pin TFBGA |
| TC58NVG0S3EBAI4C | 制造商:Toshiba America Electronic Components 功能描述:1GB X8 - Bulk |
发布紧急采购，3分钟左右您将得到回复。