参数资料
型号: TMX320C6474ZUN
厂商: TEXAS INSTRUMENTS INC
元件分类: 消费家电
英文描述: SPECIALTY CONSUMER CIRCUIT, PBGA561
封装: 23 X 23 MM, ROHS COMPLIANT, PLASTIC, FCBGA-561
文件页数: 10/204页
文件大小: 2220K
代理商: TMX320C6474ZUN
第1页第2页第3页第4页第5页第6页第7页第8页第9页当前第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页第175页第176页第177页第178页第179页第180页第181页第182页第183页第184页第185页第186页第187页第188页第189页第190页第191页第192页第193页第194页第195页第196页第197页第198页第199页第200页第201页第202页第203页第204页
7.6 Reset Controller
7.6.1
Power-on Reset (POR Pin)
7.6.2
Warm Reset
TMS320C6474
Multicore Digital Signal Processor
www.ti.com
SPRS552 – OCTOBER 2008
The reset controller detects the different type of resets supported on the device and manages the
distribution of those resets throughout the device.
The C6474 device has several types of resets: power-on reset, warm reset, system reset, and CPU reset.
Table 7-15 explains further the types of reset, the reset initiator, and the effects of each reset on the chip.
Table 7-15. Reset Types
TYPE
INITIATOR
EFFECT(S)
Power-on Reset
POR pin
Resets the entire chip including the test and emulation logic.
Warm Reset
XWRST pin
Resets everything except for the test and emulation logic PLL2, AIF, and FSYNC. Emulation
stays alive during warm reset.
System Reset
Emulator
A system reset maintains memory contents and does not reset the test and emulation
Serial RapidIO
circuitry. The device configuration pins are also not re-latched and the state of the
peripherals (enabled/disabled) are also not affected.
CPU Local Reset
Watchdog Timer
CPU local reset.
Power-on Reset is a special reset needed when powering on the DSP. The device is globally reset
through the assertion of the active-low Power-on Reset (POR) input. The power-on reset is intended to be
asserted to the device while the system power supplies are ramped.
For power-on reset, the main PLL Controller comes up in bypass and the PLL is not enabled. Other resets
do not affect the state of the PLL or the dividers in the PLL Controller. For the secondary PLL Controller,
this is different as the PLL is enabled and clocking always when POR is not asserted.
The following sequence must be followed during a power-on reset.
1. Wait for all power supplies to reach normal operating conditions while keeping the POR pin asserted
(driven low). While POR is asserted, all pins except RESETSTAT will be set to high-impedance. After
the POR pin is de-asserted (driven high), all Z group pins, low group pins, and high group pins are set
to their reset state and will remain at their reset state until otherwise configured by their respective
peripheral. All peripherals that are power managed, are disabled after a Power-on Reset and must be
enabled through the Device State Control registers (for more details, see Section 3.2, Peripheral
Selection After Device Reset.
2. Clocks are reset, and they are propagated throughout the chip to reset any logic that was using reset
synchronously. All logic is now reset and RESETSTAT will be driven low indicating that the device is in
reset.
3. POR must be held active until all supplies on the board are stable then for at least an additional 100
s.
4. The POR pin can now be de-asserted. Reset sampled pin values are latched at this point. PLL2 is
taken out of reset and begins its locking sequence, and all power-on device initialization also begins.
5. After device initialization is complete, the RESETSTAT pin is de-asserted (driven high). By this time,
PLL2 has already completed its locking sequence and is outputting a valid clock. The system clocks of
both PLL controllers are allowed to finish their current cycles and then paused for 10 cycles of their
respective system reference clocks. After the pause, the system clocks are restarted at their default
divide by settings.
6. The device is now out of reset and device execution begins as dictated by the selected boot mode.
A warm reset will reset everything on the chip except the AIF, FSYNC, PLLs, PLL Controllers, test, and
emulation logic. POR should also remain de-asserted during this time.
Peripheral Information and Electrical Specifications
107
相关PDF资料
PDF描述
TN5D01A 5 A SWITCHING REGULATOR, 180 kHz SWITCHING FREQ-MAX, ZFM5
TN5D41A 5 A SWITCHING REGULATOR, 180 kHz SWITCHING FREQ-MAX, ZFM5
TN5D41 5 A SWITCHING REGULATOR, 180 kHz SWITCHING FREQ-MAX, PZFM5
TN5D51A 5 A SWITCHING REGULATOR, 180 kHz SWITCHING FREQ-MAX, ZFM5
TNY266GNTL 0.56 A SWITCHING REGULATOR, 140 kHz SWITCHING FREQ-MAX, PDSO7
相关代理商/技术参数
参数描述
TMX320C6655CZH 制造商:Texas Instruments 功能描述:PG1.0 COMMERCIAL TEMP 1.0GHZ - Trays 制造商:Texas Instruments 功能描述:IC DSP FIX/FLOAT POINT 625FCBGA
TMX320C6657CZH 制造商:Texas Instruments 功能描述:2 CORE PG1.0 COMMERCIAL TEMP 1.0GHZ - Trays 制造商:Texas Instruments 功能描述:IC DSP FIX/FLOAT POINT 625FCBGA
TMX320C6670ACYP 功能描述:数字信号处理器和控制器 - DSP, DSC TMX C6670-A w/out Encryption RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
TMX320C6670CYP 功能描述:数字信号处理器和控制器 - DSP, DSC Multicore Fixed & Floating-Point SOC RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
TMX320C6672ACYP25 制造商:Texas Instruments 功能描述:TMX C6672 PG2.0 COMMTEMP 1.25GHZ - Trays 制造商:Texas Instruments 功能描述:IC DSP FIX/FLOAT POINT 841FCBGA