参数资料
型号: TRC105
厂商: RFM
文件页数: 25/67页
文件大小: 0K
描述: IC TXRX 300MHZ-510MHZ 32TQFN
标准包装: 1
频率: 300MHz ~ 510MHz
数据传输率 - 最大: 200kbps
调制或协议: FSK,OOK
应用: 通用
功率 - 输出: 13dBm
灵敏度: -112dBm
电源电压: 2.1 V ~ 3.6 V
电流 - 接收: 3mA
电流 - 传输: 30mA
数据接口: PCB,表面贴装
天线连接器: PCB,表面贴装
工作温度: -40°C ~ 85°C
封装/外壳: 32-TQFN
包装: 标准包装
产品目录页面: 583 (CN2011-ZH PDF)
其它名称: 583-1159-6
3.9.8 DC-Balanced Scrambling
A payload may contain long sequences of 1 or 0 bits. These sequences would introduce DC biases in the trans-
mitted signal, causing a non-uniform power distribution spectrum. These sequences would also degrade the per-
formance of the demodulation and data and clock recovery functions in the receiver. System performance can be
enhanced if the payload bits are randomized to reduce DC biases and increase the number of bit transitions.
As discussed above, DC-balanced data can be obtained by using Manchester encoding, which ensures that there
are no more than two consecutive 1’s or 0’s in the transmitted data. However, this reduces the effective bit-rate of
the system because it doubles the amount of data to be transmitted.
Another technique called scrambling (whitening) is widely used for randomizing data before radio transmission.
The data is scrambled using a random sequence on the transmit side and then descrambled on the receive side
using the same sequence.
The TRC105 packet handler provides a mechanism for scrambling the packet payload. A 9-bit LFSR is used to
generate a random sequence. The payload and the 16- bit CRC checksum are XOR’d with this random sequence
as shown in Figure 18. The data is descrambled on the receiver side by XORing with the same random se-
quence. The scrambling/descrambling process is enabled by setting the PKTCFG1E_Scrmb_En[4] bit to 1.
Figure 18
3.10 SPI Configuration Interface
The TRC105 contains two SPI-compatible interfaces, one to read and write the configuration registers, the other
to read and write FIFO data. Both interfaces are configured in slave mode and share the same pins: SDO (SPI
Slave Data Out), SDI (SPI Slave Data In), and SCK (Serial Clock). Two pins are provided to select the SPI con-
nection. The nSS_CONFIG pin allows access to the configuration registers and the nSS_DATA pin allows access
to the FIFO. Figure 19 shows a typical connection between a host microcontroller and the SPI interface.
www.RFM.com E-mail: info@rfm.com
? 2009-2013 by RF Monolithics, Inc.
Technical support +1.800.704.6079
Page 25 of 67
TRC105 - 05/29/13
相关PDF资料
PDF描述
MT-6-15 XFRMR 115V 5V 1.75A 6VA 3OUT
IF-2-10 XFRMR 115/230V 5V 400MA 2VA PCB
14A-20-515 XFRMR PWR 115/230V 5V 750MA 20VA
14A-20-512 XFRMR PWR 115/230V 5V 750MA 20VA
SI4421-A0-FT IC TXRX FSK 915MHZ 3.8V 16-TSSOP
相关代理商/技术参数
参数描述
TRC1053 制造商:未知厂家 制造商全称:未知厂家 功能描述:10/100M Single Port Transformer Modules
TRC1060 制造商:未知厂家 制造商全称:未知厂家 功能描述:10/100M Single Port Transformer Modules
TRC1062 制造商:未知厂家 制造商全称:未知厂家 功能描述:10/100M Single Port Transformer Modules
TRC1068 制造商:未知厂家 制造商全称:未知厂家 功能描述:10/100M Single Port Transformer Modules
TRC1074 制造商:未知厂家 制造商全称:未知厂家 功能描述:10/100M Single Port Transformer Modules