参数资料
型号: TRC105
厂商: RFM
文件页数: 56/67页
文件大小: 0K
描述: IC TXRX 300MHZ-510MHZ 32TQFN
标准包装: 1
频率: 300MHz ~ 510MHz
数据传输率 - 最大: 200kbps
调制或协议: FSK,OOK
应用: 通用
功率 - 输出: 13dBm
灵敏度: -112dBm
电源电压: 2.1 V ~ 3.6 V
电流 - 接收: 3mA
电流 - 传输: 30mA
数据接口: PCB,表面贴装
天线连接器: PCB,表面贴装
工作温度: -40°C ~ 85°C
封装/外壳: 32-TQFN
包装: 标准包装
产品目录页面: 583 (CN2011-ZH PDF)
其它名称: 583-1159-6
Received bits are valid (clocked out) on Pin 20 on low-to-high clock transitions on Pin 22. The clock signal is con-
trolled by RXCFG12 bit 6. Setting this bit to 0 enables bit clocking and setting this bit to 1 disables bit clocking.
Clocking must be used for FSK transmissions. It is optional for OOK transmissions.
While clocking is optional for FSK and OOK reception, enabling clocking provides additional bit stream filtering
and regeneration, even if the clock signal is not used by the microcontroller. To effectively use the data and clock
recovery feature, data must be transmitted with a bit rate accuracy of better than ±2%, and a 1-0-1- 0… training
preamble of at least 24 bits must be sent at the beginning of a transmission. When clocking is enabled, continu-
ous mode will optionally support the detection of a start-of-packet (start) pattern when receiving. The start pattern
must be generated by the host microcontroller when transmitting. Start pattern detection is enabled by setting
RXCFG12 bit 5 to 1. The length of the start pattern is set by RXCFG12 bits 4..3 as follows:
RXCFG12 bits 4..3
00
01
10
11
Pattern Length
8 bits
16 bits
24 bits
32 bits
Table 75
The number of allowed bit errors in the start pattern is configured by RXCFG12 bits 2..1 as follows:
RXCFG12 bits 2..1
00
01
10
11
Error Tolerance
none
1 bit
2 bits
3 bits
Table 76
For most applications, a start pattern length of 24 to 32 bits is recommended with the error tolerance set to none.
The start pattern is stored in registers SYNCFG16 through SYNCFG19 . Received bits flow through a shift register
for pattern comparison with the most significant bit of SYNCFG16 compared to the earliest received bit and the
least significant bit of the last register (selected by the pattern length) compared to the last received bit. Pattern
detection is usually output on IRQ0, as discussed below. Refer to Figure 9 for pattern detection output timing. A
well designed pattern should contain approximately the same number of 1 and 0 bits to achieve DC-balance, it
should include frequent bit transitions, and it should be a pattern that is unlikely to occur in the encoded data fol-
lowing it.
As shown in Figure 19, two interrupt (control) outputs, IRQ0 and IRQ1, are provided by the TRC105 to coordinate
data flow to and from the host microcontroller. In Continuous data mode, one of two signals can be mapped to
IRQ0. This mapping is configured in register IRQCFG0D . Bits 7..6 select the signal for IRQ0 in the receive mode.
The mapping options for Continuous data mode are summarized in Table 77 , where X denotes a don’t care bit
value. Note that IRQ1 always outputs DCLK in Continuous data mode when clocking is enabled.
www.RFM.com E-mail: info@rfm.com
? 2009-2013 by RF Monolithics, Inc.
Technical support +1.800.704.6079
Page 56 of 67
TRC105 - 05/29/13
相关PDF资料
PDF描述
MT-6-15 XFRMR 115V 5V 1.75A 6VA 3OUT
IF-2-10 XFRMR 115/230V 5V 400MA 2VA PCB
14A-20-515 XFRMR PWR 115/230V 5V 750MA 20VA
14A-20-512 XFRMR PWR 115/230V 5V 750MA 20VA
SI4421-A0-FT IC TXRX FSK 915MHZ 3.8V 16-TSSOP
相关代理商/技术参数
参数描述
TRC1053 制造商:未知厂家 制造商全称:未知厂家 功能描述:10/100M Single Port Transformer Modules
TRC1060 制造商:未知厂家 制造商全称:未知厂家 功能描述:10/100M Single Port Transformer Modules
TRC1062 制造商:未知厂家 制造商全称:未知厂家 功能描述:10/100M Single Port Transformer Modules
TRC1068 制造商:未知厂家 制造商全称:未知厂家 功能描述:10/100M Single Port Transformer Modules
TRC1074 制造商:未知厂家 制造商全称:未知厂家 功能描述:10/100M Single Port Transformer Modules