参数资料
型号: TRC105
厂商: RFM
文件页数: 62/67页
文件大小: 0K
描述: IC TXRX 300MHZ-510MHZ 32TQFN
标准包装: 1
频率: 300MHz ~ 510MHz
数据传输率 - 最大: 200kbps
调制或协议: FSK,OOK
应用: 通用
功率 - 输出: 13dBm
灵敏度: -112dBm
电源电压: 2.1 V ~ 3.6 V
电流 - 接收: 3mA
电流 - 传输: 30mA
数据接口: PCB,表面贴装
天线连接器: PCB,表面贴装
工作温度: -40°C ~ 85°C
封装/外壳: 32-TQFN
包装: 标准包装
产品目录页面: 583 (CN2011-ZH PDF)
其它名称: 583-1159-6
PKTCFG1E bit 0 is the result of the last CRC calculation. This bit is 1 when the CRC indicates no errors.
PKTCFG1F bit 7 controls CRC packet filtering. If this bit is set to 0, the FIFO is cleared automatically if the CRC
calculation on a received packet indicates an error. If set to 1, the FIFO data is preserved when the CRC calcula-
tion shows an error. PKTCFG1F bit 6 allows the FIFO to be written to or read when the TRC105 is in standby
mode. Setting this bit to 0 allows the FIFO to be written and setting this bit to 1 allows it to be read.
The following is a typical Packet data mode operating scenario. There are many other ways to configure this flexi-
ble data mode.
1. Switch to standby mode by setting MCFG00 bits 7..5 to 001.
2. Set the FIFO to a suitable size for the application in MCFG0C bits 7..6.
3. In PKTCFG1C set bit 7 to 0 to disable Manchester encoding and set the value in bits 6..0 to match
the FIFO size - 1.
4. Load the chosen node address into PKTCFG1D .
5. In PKTCFG1E set bit 7 to 1 to for variable length packets.
6. Set the preamble length in PKTCFG1E bits 6..5.
7. Set bit 4 in PKTCFG1E to 1 to enable DC-balanced scrambling.
8. Set bits 2..1 in PKTCFG1E to 10 to accept packets to this node address and 0x00 broadcasts.
9. Set bit 3 in PKTCFG1E to 1 to enable CRC calculations.
10. In PKTCFG1F set bit 7 to 0 to enable FIFO clear on CRC error.
11. Set the start pattern length in RXCFG12 bits 4..3.
12. Load the start pattern in registers SYNCFG16 up through SYNCFG19 as required.
13. Set IRQCFG0E bit 7 to 0. In receive, the FIFO will start filling when a start pattern is detected.
14. Set IRQCFG0D bit 7..6 to 00. In receive, IRQ0 will flag that a packet has been received with a good CRC
calculation and is ready to retrieve.
15. Set IRQCFG0D bit 3 to 1. In transmit, IRQ0 will clear to 0 when the FIFO is empty (optional).
16. Set IRQCFG0D bit 5..4 to 00. In receive, IRQ1 will signal the CRC is OK (optional).
17. Set IRQCFG0D bit 3 to 1. IRQ1 will flag when the last bit starts to be transmitted.
18. Load the operating frequency into register set MCFG06 - MCFG08 or MCFG09 - MCFG0B.
19. Select the register set to use by setting MCFG05 bit 0. A 0 value selects register set MCFG06 - MCFG08
and a 1 value selects register set MCFG09 - MCFG0B .
20. When ready to transmit, Set bit 6 to 0 in PKTCFG1F to enable FIFO write in standby mode.
21. Load the FIFO with the packet to be transmitted through the SPI port.
22. Place the TRC105 in synthesizer mode by setting MCFG00 bits 7..5 set to 010. Monitor the TRC105 Pin
23 to confirm PLL lock.
23. Place TRC103 in transmit mode by setting MCFG00 bits 7..5 set to 100. Monitor IRQ1. It sets when the
when the last bit starts to be transmitted. Allow one bit period for the last bit to be transmitted and then
switch to standby mode by setting MCFG00 bits 7..5 to 001.
www.RFM.com E-mail: info@rfm.com
? 2009-2013 by RF Monolithics, Inc.
Technical support +1.800.704.6079
Page 62 of 67
TRC105 - 05/29/13
相关PDF资料
PDF描述
MT-6-15 XFRMR 115V 5V 1.75A 6VA 3OUT
IF-2-10 XFRMR 115/230V 5V 400MA 2VA PCB
14A-20-515 XFRMR PWR 115/230V 5V 750MA 20VA
14A-20-512 XFRMR PWR 115/230V 5V 750MA 20VA
SI4421-A0-FT IC TXRX FSK 915MHZ 3.8V 16-TSSOP
相关代理商/技术参数
参数描述
TRC1053 制造商:未知厂家 制造商全称:未知厂家 功能描述:10/100M Single Port Transformer Modules
TRC1060 制造商:未知厂家 制造商全称:未知厂家 功能描述:10/100M Single Port Transformer Modules
TRC1062 制造商:未知厂家 制造商全称:未知厂家 功能描述:10/100M Single Port Transformer Modules
TRC1068 制造商:未知厂家 制造商全称:未知厂家 功能描述:10/100M Single Port Transformer Modules
TRC1074 制造商:未知厂家 制造商全称:未知厂家 功能描述:10/100M Single Port Transformer Modules