- 您现在的位置：买卖IC网 > PDF目录17007 > USB-I2C/LIN-CONV-Z (Analog Devices Inc)USB TO I2C/LIN CONV BOARD PDF资料下载
参数资料
| 型号： | USB-I2C/LIN-CONV-Z |
| 厂商： | Analog Devices Inc |
| 文件页数： | 65/104页 |
| 文件大小： | 0K |
| 描述： | USB TO I2C/LIN CONV BOARD |
| 标准包装： | 1 |
| 附件类型： | 适配器板 |
| 适用于相关产品： | ARM7TDMI? |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页当前第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页
Data Sheet
ADuC7019/20/21/22/24/25/26/27/28/29
Rev. F | Page 63 of 104
The PWMDAT1 register is a 10-bit register with a maximum
value of 0x3FF (= 1023), which corresponds to a maximum
programmed dead time of
tD(max) = 1023 × 2 × tCORE = 1023 × 2 × 24 ×10–9 = 48.97 μs
for a core clock of 41.78 MHz.
The dead time can be programmed to be zero by writing 0 to
the PWMDAT1 register.
PWM Operating Mode (PWMCON and PWMSTA MMRs)
As discussed in the 3-Phase PWM section, the PWM controller
of the ADuC7019/20/21/22/24/25/26/27/28/29 can operate in
two distinct modes: single update mode and double update
mode. The operating mode of the PWM controller is
determined by the state of Bit 2 of the PWMCON register.
If this bit is cleared, the PWM operates in the single update
mode. Setting Bit 2 places the PWM in the double update
mode. The default operating mode is single update mode.
In single update mode, a single PWMSYNC pulse is produced
in each PWM period. The rising edge of this signal marks the
start of a new PWM cycle and is used to latch new values from
the PWM configuration registers (PWMDAT0 and PWMDAT1)
and the PWM duty cycle registers (PWMCH0, PWMCH1, and
PWMCH2) into the 3-phase timing unit. In addition, the
PWMEN register is latched into the output control unit on the
rising edge of the PWMSYNC pulse. In effect, this means that
the characteristics and resulting duty cycles of the PWM signals
can be updated only once per PWM period at the start of each
cycle. The result is symmetrical PWM patterns about the
midpoint of the switching period.
In double update mode, there is an additional PWMSYNC
pulse produced at the midpoint of each PWM period. The
rising edge of this new PWMSYNC pulse is again used to latch
new values of the PWM configuration registers, duty cycle
registers, and the PWMEN register. As a result, it is possible to
alter both the characteristics (switching frequency and dead
time) as well as the output duty cycles at the midpoint of each
PWM cycle. Consequently, it is also possible to produce PWM
switching patterns that are no longer symmetrical about the
midpoint of the period (asymmetrical PWM patterns). In
double update mode, it could be necessary to know whether
operation at any point in time is in either the first half or the
second half of the PWM cycle. This information is provided by
Bit 0 of the PWMSTA register, which is cleared during operation
in the first half of each PWM period (between the rising edge of
the original PWMSYNC pulse and the rising edge of the new
PWMSYNC pulse introduced in double update mode). Bit 0 of
the PWMSTA register is set during operation in the second half
of each PWM period. This status bit allows the user to make a
determination of the particular half cycle during implementation
of the PWMSYNC interrupt service routine, if required.
The advantage of double update mode is that lower harmonic
voltages can be produced by the PWM process, and faster
control bandwidths are possible. However, for a given PWM
switching frequency, the PWMSYNC pulses occur at twice the
rate in the double update mode. Because new duty cycle values
must be computed in each PWMSYNC interrupt service
routine, there is a larger computational burden on the ARM
core in double update mode.
PWM Duty Cycles (PWMCH0, PWMCH1, and
PWMCH2 MMRs)
The duty cycles of the six PWM output signals on Pin PWM0H
to Pin PWM2L are controlled by the three 16-bit read/write duty
cycle registers, PWMCH0, PWMCH1, and PWMCH2. The
duty cycle registers are programmed in integer counts of the
fundamental time unit, tCORE. They define the desired on time of
the high-side PWM signal produced by the 3-phase timing unit
over half the PWM period. The switching signals produced by
the 3-phase timing unit are also adjusted to incorporate the
programmed dead time value in the PWMDAT1 register. The
3-phase timing unit produces active high signals so that a high
level corresponds to a command to turn on the associated
power device.
Figure 69 shows a typical pair of PWM outputs (in this case,
0H and 0L) from the timing unit in single update mode. All
illustrated time values indicate the integer value in the
associated register and can be converted to time by simply
multiplying by the fundamental time increment, tCORE. Note
that the switching patterns are perfectly symmetrical about the
midpoint of the switching period in this mode because the same
values of PWMCH0, PWMDAT0, and PWMDAT1 are used to
define the signals in both half cycles of the period.
Figure 69 also demonstrates how the programmed duty cycles
are adjusted to incorporate the desired dead time into the
resulting pair of PWM signals. The dead time is incorporated
by moving the switching instants of both PWM signals (0H and
0L) away from the instant set by the PWMCH0 register.
0
49
55
-02
8
–PWMDAT0 ÷ 2
0H
0L
PWMSYNC
PWMSTA (0)
PWMDAT0
+PWMDAT0 ÷ 2
–PWMDAT0 ÷ 2
00
PWMDAT0
PWMDAT2 + 1
PWMCH0
2 × PWMDAT1
PWMCH0
Figure 69. Typical PWM Outputs of the 3-Phase Timing Unit
(Single Update Mode)
相关PDF资料 |
PDF描述 |
|---|---|
| HBM10DSEI-S13 | CONN EDGECARD 20POS .156 EXTEND |
| EBC35DCSD-S288 | CONN EDGECARD 70POS .100 EXTEND |
| HBM15DRYN-S13 | CONN EDGECARD 30POS .156 EXTEND |
| RBC17DRES-S13 | CONN EDGECARD 34POS .100 EXTEND |
| HBM15DRYH-S13 | CONN EDGECARD 30POS .156 EXTEND |
相关代理商/技术参数 |
参数描述 |
|---|---|
| USB-I2C-SS | 功能描述:USB 接口集成电路 Driver-free USB to serl SPIslve intrfce RoHS:否 制造商:Cypress Semiconductor 产品:USB 2.0 数据速率: 接口类型:SPI 工作电源电压:3.15 V to 3.45 V 工作电源电流: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:WLCSP-20 |
| USB-ICP-80C51ISP | 功能描述:程序设计器 - 基于处理器 In-System Programmer for NXP 80C51ISP RoHS:否 制造商:Olimex Ltd. 产品:Programmers 工具用于评估:XMEGA, MegaAVR, tinyAVR 核心:AVR 接口类型:USB 工作电源电压:1.8 V to 5.5 V |
| USB-ICP-LPC2K | 功能描述:程序设计器 - 基于处理器 In-System Programmer for NXP ARM7 LPC2xxx RoHS:否 制造商:Olimex Ltd. 产品:Programmers 工具用于评估:XMEGA, MegaAVR, tinyAVR 核心:AVR 接口类型:USB 工作电源电压:1.8 V to 5.5 V |
| USB-ICP-LPC9XX | 功能描述:程序设计器 - 基于处理器 In-Circuit Programer for NXP LPC9xx RoHS:否 制造商:Olimex Ltd. 产品:Programmers 工具用于评估:XMEGA, MegaAVR, tinyAVR 核心:AVR 接口类型:USB 工作电源电压:1.8 V to 5.5 V |
| USB-ICP-SAB9 | 功能描述:插座和适配器 Socket Adapter Brd USB-ICP-LPC9xx Drvr RoHS:否 制造商:Silicon Labs 产品:Adapter 用于:EM35x |
发布紧急采购，3分钟左右您将得到回复。