收藏本站
参数资料
型号： USB-I2C/LIN-CONV-Z
厂商： Analog Devices Inc
文件页数： 80/104页
文件大小： 0K
描述： USB TO I2C/LIN CONV BOARD
标准包装： 1
附件类型： 适配器板
适用于相关产品： ARM7TDMI?
Data Sheet
ADuC7019/20/21/22/24/25/26/27/28/29
Rev. F | Page 77 of 104
Table 129. I2C0SSTA MMR Bit Descriptions
Bit
Value
Description
31:15
Reserved. These bits should be written as 0.
14
Start decode bit. Set by hardware if the device
receives a valid start plus matching address.
Cleared by an I2C stop condition or an I2C
general call reset.
13
Repeated start decode bit. Set by hardware
if the device receives a valid repeated start and
matching address. Cleared by an I2C stop condi-
tion, a read of the I2CSSTA register, or an I2C
general call reset.
12:11
ID decode bits.
00
Received Address Matched ID Register 0.
01
Received Address Matched ID Register 1.
10
Received Address Matched ID Register 2.
11
Received Address Matched ID Register 3.
10
Stop after start and matching address interrupt.
Set by hardware if the slave device receives an
I2C stop condition after a previous I2C start
condition and matching address. Cleared by a
read of the I2C0SSTA register.
9:8
General call ID.
00
No general call.
01
General call reset and program address.
10
General call program address.
11
General call matching alternative ID.
7
General call interrupt. Set if the slave device
receives a general call of any type. Cleared by
setting Bit 8 of the I2CxCFG register. If it is a
general call reset, all registers are at their
default values. If it is a hardware general call,
the Rx FIFO holds the second byte of the
general call. This is similar to the I2C0ALT
register (unless it is a general call to reprogram
the device address). For more details, see the I2C
bus specification, Version 2.1, January 2000.
6
Slave busy. Set automatically if the slave is busy.
Cleared automatically.
5
No ACK. Set if master asking for data and no
data is available. Cleared automatically by
reading the I2C0SSTA register.
4
Slave receive FIFO overflow. Set automatically if
the slave receive FIFO is overflowing. Cleared
automatically by reading the I2C0SSTA register.
3
Slave receive IRQ. Set after receiving data.
Cleared automatically by reading the I2C0SRX
register or flushing the FIFO.
2
Slave transmit IRQ. Set at the end of a trans-
mission. Cleared automatically by writing to the
I2C0STX register.
1
Slave transmit FIFO underflow. Set automatically if
the slave transmit FIFO is underflowing. Cleared
automatically by writing to the I2C0SSTA register.
0
Slave transmit FIFO not full. Set automatically if
the slave transmit FIFO is not full. Cleared auto-
matically by writing twice to the I2C0STX register.
Table 130. I2CxSRX Registers
Name
Address
Default Value
Access
I2C0SRX
0xFFFF0808
0x00
R
I2C1SRX
0xFFFF0908
0x00
R
I2CxSRX are receive registers for the slave channel.
Table 131. I2CxSTX Registers
Name
Address
Default Value
Access
I2C0STX
0xFFFF080C
0x00
W
I2C1STX
0xFFFF090C
0x00
W
I2CxSTX are transmit registers for the slave channel.
Table 132. I2CxMRX Registers
Name
Address
Default Value
Access
I2C0MRX
0xFFFF0810
0x00
R
I2C1MRX
0xFFFF0910
0x00
R
I2CxMRX are receive registers for the master channel.
Table 133. I2CxMTX Registers
Name
Address
Default Value
Access
I2C0MTX
0xFFFF0814
0x00
W
I2C1MTX
0xFFFF0914
0x00
W
I2CxMTX are transmit registers for the master channel.
Table 134. I2CxCNT Registers
Name
Address
Default Value
Access
I2C0CNT
0xFFFF0818
0x00
R/W
I2C1CNT
0xFFFF0918
0x00
R/W
I2CxCNT are 3-bit, master receive, data count registers. If a master
read transfer sequence is initiated, the I2CxCNT registers denote
the number of bytes (1) to be read from the slave device. By
default, this counter is 0, which corresponds to the one byte
expected.
Table 135. I2CxADR Registers
Name
Address
Default Value
Access
I2C0ADR
0xFFFF081C
0x00
R/W
I2C1ADR
0xFFFF091C
0x00
R/W
I2CxADR are master address byte registers. The I2CxADR
value is the device address that the master wants to commun-
icate with. It automatically transmits at the start of a master
transfer sequence if there is no valid data in the I2CxMTX
register when the master enable bit is set.
Table 136. I2CxBYTE Registers
Name
Address
Default Value
Access
I2C0BYTE
0xFFFF0824
0x00
R/W
I2C1BYTE
0xFFFF0924
0x00
R/W
I2CxBYTE are broadcast byte registers. Data written to these
registers does not go through the TxFIFO. This data is transmitted
at the start of a transfer sequence before the address. After the
byte is transmitted and acknowledged, the I2C expects another
byte written in I2CxBYTE or an address written to the address
register.
相关PDF资料
PDF描述
HBM10DSEI-S13 CONN EDGECARD 20POS .156 EXTEND
EBC35DCSD-S288 CONN EDGECARD 70POS .100 EXTEND
HBM15DRYN-S13 CONN EDGECARD 30POS .156 EXTEND
RBC17DRES-S13 CONN EDGECARD 34POS .100 EXTEND
HBM15DRYH-S13 CONN EDGECARD 30POS .156 EXTEND
相关代理商/技术参数
参数描述
USB-I2C-SS 功能描述:USB 接口集成电路 Driver-free USB to serl SPIslve intrfce RoHS:否 制造商:Cypress Semiconductor 产品:USB 2.0 数据速率: 接口类型:SPI 工作电源电压:3.15 V to 3.45 V 工作电源电流: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:WLCSP-20
USB-ICP-80C51ISP 功能描述:程序设计器 - 基于处理器 In-System Programmer for NXP 80C51ISP RoHS:否 制造商:Olimex Ltd. 产品:Programmers 工具用于评估:XMEGA, MegaAVR, tinyAVR 核心:AVR 接口类型:USB 工作电源电压:1.8 V to 5.5 V
USB-ICP-LPC2K 功能描述:程序设计器 - 基于处理器 In-System Programmer for NXP ARM7 LPC2xxx RoHS:否 制造商:Olimex Ltd. 产品:Programmers 工具用于评估:XMEGA, MegaAVR, tinyAVR 核心:AVR 接口类型:USB 工作电源电压:1.8 V to 5.5 V
USB-ICP-LPC9XX 功能描述:程序设计器 - 基于处理器 In-Circuit Programer for NXP LPC9xx RoHS:否 制造商:Olimex Ltd. 产品:Programmers 工具用于评估:XMEGA, MegaAVR, tinyAVR 核心:AVR 接口类型:USB 工作电源电压:1.8 V to 5.5 V
USB-ICP-SAB9 功能描述:插座和适配器 Socket Adapter Brd USB-ICP-LPC9xx Drvr RoHS:否 制造商:Silicon Labs 产品:Adapter 用于:EM35x
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*