参数资料
型号: WJLXT972ALC.A4
厂商: INTEL CORP
元件分类: 网络接口
英文描述: DATACOM, ETHERNET TRANSCEIVER, PQFP64
封装: ROHS COMPLIANT, LQFP-64
文件页数: 48/97页
文件大小: 1281K
代理商: WJLXT972ALC.A4
Intel
LXT972A Single-Port 10/100 Mbps PHY Transceiver
52
Datasheet
Document Number: 249186-004
Revision Date: 25-Oct-2005
5.8
10 Mbps Operation
The LXT972A Transceiver operates as a standard 10BASE-T transceiver and LXT972A supports
standard 10 Mbps functions. During 10BASE-T operation, the LXT972A Transceiver transmits
and receives Manchester-encoded data across the network link. When the MAC is not actively
transmitting data, the LXT972A Transceiver drives link pulses onto the line.
In 10BASE-T mode, the polynomial scrambler/de-scrambler is inactive. Manchester-encoded
signals received from the network are decoded by the LXT972A Transceiver and sent across the
MII to the MAC.
Note:
The LXT972A Transceiver does not support fiber connections.
5.8.1
10BASE-T Preamble Handling
The LXT972A Transceiver offers two options for preamble handling, selected by Register bit 16.5.
In 10BASE-T mode when Register bit 16.5 = 0, the LXT972A Transceiver strips the entire
preamble off of received packets. CRS is asserted coincident with the start of the preamble.
RX_DV is held Low for the duration of the preamble. When RX_DV is asserted, the very first
two nibbles driven by the LXT972A Transceiver are the SFD “5D” hex followed by the body
of the packet.
In 10BASE-T mode when Register bit 16.5 = 1, the LXT972A Transceiver passes the
preamble through the MII and asserts RX_DV and CRS simultaneously. (In 10BASE-T
loopback, the LXT972A Transceiver loops back whatever the MAC transmits to it, including
the preamble.)
5.8.2
10BASE-T Carrier Sense
For 10BASE-T links, CRS assertion is based on reception of valid preamble, and CRS de-assertion
is based on reception of an end-of-frame (EOF) marker. Register bit 16.7 allows CRS de-assertion
to be synchronized with RX_DV de-assertion. For details, see Table 51, “Configuration Register -
5.8.3
10BASE-T Dribble Bits
The LXT972A Transceiver handles dribble bits in all modes. If one to four dribble bits are
received, the nibble is passed across the MII, padded with ones if necessary. If five to seven
dribble bits are received, the second nibble is not sent to the MII bus.
相关PDF资料
PDF描述
WJLXT972ALC.A4 DATACOM, ETHERNET TRANSCEIVER, PQFP64
WJLXT972MLC.A4-864101 DATACOM, ETHERNET TRANSCEIVER, PQFP48
WJLXT972MLC.A4-864115 DATACOM, ETHERNET TRANSCEIVER, PQFP48
WJLXT972MLC.A4SE001 DATACOM, ETHERNET TRANSCEIVER, PQFP48
WJLXT972MLC.A4SE000 DATACOM, ETHERNET TRANSCEIVER, PQFP48
相关代理商/技术参数
参数描述
WJLXT972MLC.A4 功能描述:IC TRANS 3.3V ETHERNET 48-LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:25 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:4.5 V ~ 5.5 V 安装类型:通孔 封装/外壳:16-DIP(0.300",7.62mm) 供应商设备封装:16-PDIP 包装:管件
WJLXT972MLC.A4 S L7U9 制造商:Intel 功能描述:PHY 1-CH 10Mbps/100Mbps 64-Pin LQFP
WJLXT972MLC.A4-864115 功能描述:TXRX ETH 10/100 SGL PORT 48-LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:50 系列:- 类型:收发器 驱动器/接收器数:1/1 规程:RS422,RS485 电源电压:4.75 V ~ 5.25 V 安装类型:通孔 封装/外壳:8-DIP(0.300",7.62mm) 供应商设备封装:8-PDIP 包装:管件 产品目录页面:1402 (CN2011-ZH PDF)
WJLXT972MLCA4 制造商:Cortina Systems Inc 功能描述:
WJM1000 功能描述:射频模块 902-928 MHz US ISM EPC Class 1 Gen 2 RoHS:否 制造商:Linx Technologies 产品:Transceiver Modules 频带:902 MHz to 928 MHz 输出功率:- 15.5 dBm to + 12.5 dBm 接口类型:UART 工作电源电压:- 0.3 VDC to + 5.5 VDC 传输供电电流:38.1 mA 接收供电电流:22.7 mA 天线连接器类型:U.FL 最大工作温度:+ 85 C 尺寸:1.15 mm x 0.63 mm x 0.131 mm