参数资料
型号: WJLXT972ALC.A4
厂商: INTEL CORP
元件分类: 网络接口
英文描述: DATACOM, ETHERNET TRANSCEIVER, PQFP64
封装: ROHS COMPLIANT, LQFP-64
文件页数: 49/97页
文件大小: 1281K
代理商: WJLXT972ALC.A4
Intel
LXT972A Single-Port 10/100 Mbps PHY Transceiver
Datasheet
53
Document Number: 249186-004
Revision Date: 25-Oct-2005
5.8.4
10BASE-T Link Integrity Test
In 10BASE-T mode, the LXT972A Transceiver always transmits link pulses.
If the Link Integrity Test function is enabled (the normal configuration), the LXT972A
Transceiver monitors the connection for link pulses. Once link pulses are detected, data
transmission is enabled and remains enabled as long as either the link pulses or data
transmission continue. If the link pulses stop, the data transmission is disabled.
If the Link Integrity Test function is disabled (which can be done by setting Configuration
Register bit 16.14 to ‘1’), the LXT972A Transceiver transmits to the connection regardless of
detected link pulses.
5.8.5
Link Failure
Link failure occurs if the Link Integrity Test is enabled and link pulses or packets stop being
received. If this condition occurs, the LXT972A Transceiver returns to the auto-negotiation phase
if auto-negotiation is enabled. If the Link Integrity Test function is disabled by setting
Configuration Register bit 16.14 to ‘1’, the LXT972A Transceiver transmits packets, regardless of
link status.
5.8.6
10BASE-T SQE (Heartbeat)
By default, the Signal Quality Error (SQE) or heartbeat function is disabled on the LXT972A
Transceiver. To enable this function, set Register bit 16.9 = 1. When this function is enabled, the
LXT972A Transceiver asserts its COL output for 5 to 15 bit times (BT) after each packet.
5.8.7
10BASE-T Jabber
If a transmission exceeds the jabber timer, the LXT972A Transceiver disables the transmit and
loopback functions. For jabber timing parameters, see Figure 27, “Intel LXT972A Transceiver
The LXT972A Transceiver automatically exits jabber mode after the unjabber time has expired.
This function can be disabled by setting Register bit 16.10 = 1.
5.8.8
10BASE-T Polarity Correction
The LXT972A Transceiver automatically detects and corrects for the condition in which the
receive signal (TPIP/N) is inverted. Reversed polarity is detected if eight inverted link pulses - or
four inverted end-of-frame (EOF) markers - are received consecutively. If link pulses or data are
not received by the maximum receive time-out period (96 to 128 ms), the polarity state is reset to a
non-inverted state. When polarity reversal is detected in 10BASE-T operation, register 17.5 is set
相关PDF资料
PDF描述
WJLXT972ALC.A4 DATACOM, ETHERNET TRANSCEIVER, PQFP64
WJLXT972MLC.A4-864101 DATACOM, ETHERNET TRANSCEIVER, PQFP48
WJLXT972MLC.A4-864115 DATACOM, ETHERNET TRANSCEIVER, PQFP48
WJLXT972MLC.A4SE001 DATACOM, ETHERNET TRANSCEIVER, PQFP48
WJLXT972MLC.A4SE000 DATACOM, ETHERNET TRANSCEIVER, PQFP48
相关代理商/技术参数
参数描述
WJLXT972MLC.A4 功能描述:IC TRANS 3.3V ETHERNET 48-LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:25 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:4.5 V ~ 5.5 V 安装类型:通孔 封装/外壳:16-DIP(0.300",7.62mm) 供应商设备封装:16-PDIP 包装:管件
WJLXT972MLC.A4 S L7U9 制造商:Intel 功能描述:PHY 1-CH 10Mbps/100Mbps 64-Pin LQFP
WJLXT972MLC.A4-864115 功能描述:TXRX ETH 10/100 SGL PORT 48-LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:50 系列:- 类型:收发器 驱动器/接收器数:1/1 规程:RS422,RS485 电源电压:4.75 V ~ 5.25 V 安装类型:通孔 封装/外壳:8-DIP(0.300",7.62mm) 供应商设备封装:8-PDIP 包装:管件 产品目录页面:1402 (CN2011-ZH PDF)
WJLXT972MLCA4 制造商:Cortina Systems Inc 功能描述:
WJM1000 功能描述:射频模块 902-928 MHz US ISM EPC Class 1 Gen 2 RoHS:否 制造商:Linx Technologies 产品:Transceiver Modules 频带:902 MHz to 928 MHz 输出功率:- 15.5 dBm to + 12.5 dBm 接口类型:UART 工作电源电压:- 0.3 VDC to + 5.5 VDC 传输供电电流:38.1 mA 接收供电电流:22.7 mA 天线连接器类型:U.FL 最大工作温度:+ 85 C 尺寸:1.15 mm x 0.63 mm x 0.131 mm