参数资料
| 型号： | XRT83L34IV-F |
| 厂商： | Exar Corporation |
| 文件页数： | 10/99页 |
| 文件大小： | 0K |
| 描述： | IC LIU T1/E1/J1 QUAD 128TQFP |
| 标准包装： | 72 |
| 类型： | 线路接口装置（LIU） |
| 驱动器/接收器数： | 4/4 |
| 规程： | T1，E1，J1 |
| 电源电压： | 3.135 V ~ 3.465 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 128-LQFP |
| 供应商设备封装： | 128-TQFP（14x20） |
| 包装： | 托盘 |
| 其它名称： | XRT83L34IV-F-ND |
第1页第2页第3页第4页第5页第6页第7页第8页第9页当前第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页
XRT83L34
xr
REV. 1.0.1
QUAD T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR
15
ALE_AS
TAOS_2
71
I
Address Latch Enable/Address Strobe/Transmit All Ones Input - Chan-
nel 2:
The exact function of this input pin depend upon whether the XRT83L34
device has been configured to operate in the HOST or Hardware Mode, as
described below.
HOST Mode Operation - Address Latch Enable/Address Strobe Input
Pin:
The exact function of this input pin depends upon which mode the Micropro-
cessor Interface has been configured to operate in, as described below.
Intel-Asynchronous Mode - ALE - Address Latch Enable:
If the Microprocessor Interface (of the XRT83L34 device) has been config-
ured to operate in the Intel-Asynchronous Mode, then this active-high input
pin is used to latch the address (present at the Microprocessor Interface
Address Bus pins (A[6:0]) into the XRT83L34 Microprocessor Interface bloc
and to indicate the start of a READ or WRITE cycle.
Pulling this input pin "high" enables the input bus drivers for the Address Bus
Input pins (A[6:0]). The contents of the Address Bus will be latched into the
XRT83L34 Microprocessor Interface circuitry, upon the falling edge of this
input signal.
Motorola Asynchronous Mode - AS* - Address Strobe Input:
If the Microprocessor Interface has been configured to operate in the Motor-
ola-Asynchronous Mode, then pulling this input pin "LOW enables the "input"
bus drivers for the Address Bus Input pins.
During each READ or WRITE operation, the user is expected to drive this
input pin "LOW" after (or around the time that) he/she has places the address
(of the "target" register) onto the Address Bus pins (A[6:0]). The user is then
expected to hold this input pin "LOW" for the remainder of the READ or
WRITE cycle.
NOTE: It is permissible to tie the ALE_AS* and CS* input pins together..
Read and Write operations will be performed properly if ALE_AS is
driven "LOW" coincident to whenever CS* is also driven "LOW".
Hardware Mode Operation - Transmit All “Ones” Channel_2 - Hardware
Mode
NOTE: Internally pulled “Low” with a 50k
resistor.
CS
TAOS_3
72
I
Chip Select Input/Transmit All Ones Input - Channel 3:
The exact function of this input pin depends upon whether the XRT83L34
device has been configured to operate in the HOST or Hardware Mode, as
described below.
HOST Mode Operation - Chip Select Input pin:
The user must assert this active-low signal in order to select the Micropro-
cessor Interface for READ and WRITE operations between the Microproces-
sor and the XRT83L34 on-chip registers.
Hardware Mode Operation - Transmit All Ones Input - Channel 3:
NOTE: Internally pulled “Low” with a 50k
resistor.
SIGNAL NAME
PIN #TYPE
DESCRIPTION
相关PDF资料 |
PDF描述 |
|---|---|
| XRT83L38IB-F | IC LIU T1/E1/J1 OCTAL 225BGA |
| XRT83SH314IB-F | IC LIU T1/E1/J1 14CH 304TBGA |
| XRT83SH38IB-F | IC LIU SH T1/E1/J1 8CH 225BGA |
| XRT86L30IV-F | IC LIU/FRAMER TI/E1/J1 SGL 128LQ |
| XRT86VL30IV-F | IC FRAMR/LIU T1/E1/J1 QD 128LQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XRT83L34IVTR | 功能描述:外围驱动器与原件 - PCI RoHS:否 制造商:PLX Technology 工作电源电压: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:FCBGA-1156 封装:Tray |
| XRT83L34IVTR-F | 功能描述:外围驱动器与原件 - PCI RoHS:否 制造商:PLX Technology 工作电源电压: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:FCBGA-1156 封装:Tray |
| XRT83L38 | 制造商:EXAR 制造商全称:EXAR 功能描述:OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR |
| XRT83L38_07 | 制造商:EXAR 制造商全称:EXAR 功能描述:OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR |
| XRT83L38ES | 功能描述:外围驱动器与原件 - PCI RoHS:否 制造商:PLX Technology 工作电源电压: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:FCBGA-1156 封装:Tray |
发布紧急采购，3分钟左右您将得到回复。