参数资料
型号: XRT83L34IV-F
厂商: Exar Corporation
文件页数: 55/99页
文件大小: 0K
描述: IC LIU T1/E1/J1 QUAD 128TQFP
标准包装: 72
类型: 线路接口装置(LIU)
驱动器/接收器数: 4/4
规程: T1,E1,J1
电源电压: 3.135 V ~ 3.465 V
安装类型: 表面贴装
封装/外壳: 128-LQFP
供应商设备封装: 128-TQFP(14x20)
包装: 托盘
其它名称: XRT83L34IV-F-ND
xr
XRT83L34
QUAD T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR REV. 1.0.1
56
TABLE _, THE ROLES OF VARIOUS MICROPROCESSOR INTERFACE PINS, WHEN CONFIGURED TO
OPERATE IN THE MOTOROLA-ASYNCHRONOUS MODE
PIN
NAME
PIN NUMBER
TYPE
DESCRIPTION
ALE/AS
71
I
Address Strobe Input - AS*:
If the Microprocessor Interface has been configured to operate in the
Motorola-Asynchronous Mode, then pulling this input pin "LOW enables
the "input" bus drivers for the Address Bus Input pins.
During each READ or WRITE operation, the user is expected to drive
this input pin "LOW" after (or around the time that) he/she has places the
address (of the "target" register) onto the Address Bus pins (A[6:0]). The
user is then expected to hold this input pin "LOW" for the remainder of
the READ or WRITE cycle.
NOTE: It is permissible to tie the ALE_AS* and CS* input pins together..
Read and Write operations will be performed properly if ALE_AS
is driven "LOW" coincident to whenever CS* is also driven
"LOW".
RD*/DS*
70
I
Data Strobe Input - RD*:
If the MIcroprocessor Interface is operating in the Motorola-Asynchro-
nous Mode, then this input pin will function as the DS* (Data Strobe)
Input signal.
RDY*/
DTACK
73
O
Data Transfer Acknowledge Output - DTACK*:
If the Microprocessor Interface has been configured to operate in the
Motorola-Asynchronous Mode, then this output pin will function as the
"active-low" DTACK Output.
During a READ or WRITE cycle, the Microprocessor Interface block will
toggle this output pin to the logic low level, ONLY when it (the Micropro-
cessor Interface) is ready to complete or terminate the current READ or
WRITE cycle. Once the Microprocessor has determined that this input
pin has toggled to the logic "LOW" level, then it is now safe for it to move
on and execute the next READ or WRITE cycle.
If (during a READ or WRITE cycle) the Microprocessor Interface block is
output pin at a logic "HIGH" level, then the Microprocessor is expected to
extend this READ or WRITE cycle, until it detects this output pin being
toggled to the logic "LOW" level.
WR*/
R/W*
69
I
Read/Write Operation Identification Input - R/W*:
If the Microprocessor Interface is operating in the "Motorola-Asynchro-
nous" Mode, then this pin is functionally equivalent to the R/W* input pin.
In the Motorola Mode, a READ operation occurs if this pin is held at a
logic "1" level, coincident to a falling edge of the RD/DS* (Data Strobe)
input pin. Similarly, a WRITE operation occurs if this pin is at a logic "0"
level, coincident to a falling edge of the RD/DS* (Data Strobe) input pin.
相关PDF资料
PDF描述
XRT83L38IB-F IC LIU T1/E1/J1 OCTAL 225BGA
XRT83SH314IB-F IC LIU T1/E1/J1 14CH 304TBGA
XRT83SH38IB-F IC LIU SH T1/E1/J1 8CH 225BGA
XRT86L30IV-F IC LIU/FRAMER TI/E1/J1 SGL 128LQ
XRT86VL30IV-F IC FRAMR/LIU T1/E1/J1 QD 128LQFP
相关代理商/技术参数
参数描述
XRT83L34IVTR 功能描述:外围驱动器与原件 - PCI RoHS:否 制造商:PLX Technology 工作电源电压: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:FCBGA-1156 封装:Tray
XRT83L34IVTR-F 功能描述:外围驱动器与原件 - PCI RoHS:否 制造商:PLX Technology 工作电源电压: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:FCBGA-1156 封装:Tray
XRT83L38 制造商:EXAR 制造商全称:EXAR 功能描述:OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR
XRT83L38_07 制造商:EXAR 制造商全称:EXAR 功能描述:OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR
XRT83L38ES 功能描述:外围驱动器与原件 - PCI RoHS:否 制造商:PLX Technology 工作电源电压: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:FCBGA-1156 封装:Tray