参数资料
| 型号： | XRT83L34IV-F |
| 厂商： | Exar Corporation |
| 文件页数： | 57/99页 |
| 文件大小： | 0K |
| 描述： | IC LIU T1/E1/J1 QUAD 128TQFP |
| 标准包装： | 72 |
| 类型： | 线路接口装置（LIU） |
| 驱动器/接收器数： | 4/4 |
| 规程： | T1，E1，J1 |
| 电源电压： | 3.135 V ~ 3.465 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 128-LQFP |
| 供应商设备封装： | 128-TQFP（14x20） |
| 包装： | 托盘 |
| 其它名称： | XRT83L34IV-F-ND |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页当前第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页
XRT83L34
xr
REV. 1.0.1
QUAD T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR
57
CONFIGURING
THE
MICROPROCESSOR
INTERFACE
TO
OPERATE
IN
THE
MOTOROLA-
ASYNCHRONOUS MODE
The user can configure the Microprocessor Interface to operate in the Motorola-Asynchronous Mode by tying
the UPTS1 (Pin 106) to the logic "HIGH" level.
Finally, if the Microprocessor Interface has been configured to operate in the Motorola-Asynchronous Mode,
then it will perform READ and WRITE operations as described below.
THE MOTOROLA-ASYNCHRONOUS READ-CYCLE:
If the Microprocessor Interface (of the XRT83L34 device) has been configured to operate in the Motorola-
Asynchronous Mode, then the Microprocessor Interface should do all of the following, anytime it wishes to read
out the contents of a register within the XRT83L34 device.
1. Place the address of the "target" register within the XRT83L34 device, on the Address Bus Input pins,
A[6:0].
2. While the Microprocessor is placing the address value on the Address Bus, the Address Decoding circuitry
(within the user’s system) should assert the CS* (Chip Select input) pin of the XRT83L34 device, by tog-
gling it "LOW". This action enables further communication between the MIcroprocessor and the XRT83L34
Microprocessor Interface block.
3. Assert the ALE/AS (Address Strobe) input pin by toggling it "LOW". This step enables the Address Bus
input drivers, within the Microprocessor Interface block of the XRT83L34 device.
4. Afterwards, the Microprocessor should indicate that this cycle is a "READ" cycle by setting the WR*/R/W*
(R/W*) input pin "HIGH".
5. Next, the Microprocessor should initiate the current bus cycle by toggling the RD*/DS* (Data Strobe) input
pin "LOW". This step enables the bi-directional data bus output drivers, within the XRT83L34 device. At
this point, the bi-directional data bus output drivers will proceed to drive the contents of the "Addressed"
register onto the bi-directional data bus, D[7:0].
6. Immediately after the Microprocessor toggles the "Data Strobe" (RD*/DS*) signal "LOW", the XRT83L34
device will continue to drive the RDY*/DTACK* output pin "HIGH". The XRT83L34 device does this in order
to inform the Microprocessor that the data (to be read from the data bus) is "NOT READY" to be latched
into the Microprocessor. In this case, the Microprocessor should continue to hold the "Data Strobe" (RD*/
DS*) signal "LOW" until it detects the "RDY*/DTACK*" output pin toggling "LOW".
7. After some settling time, the data on the "Bi-Directional" Data Bus will stabilize and can be read by the
Microprocessor. The XRT83L34 device will indicate that this data can be read by asserting the RDY*/
DTACK* (DTACK) output signal (by toggling it "LOW").
8. After the Microprocessor detects the RDY*/DTACK* signal (from the XRT83L34 device) toggling "LOW", it
can now terminate the Ready Cycle by toggling the "RD*/DS*" (Data Strobe) input pin "HIGH".
Figure _ presents a timing diagram that illustrates the behavior of the Microprocessor Interface signals during a "Motorola-
相关PDF资料 |
PDF描述 |
|---|---|
| XRT83L38IB-F | IC LIU T1/E1/J1 OCTAL 225BGA |
| XRT83SH314IB-F | IC LIU T1/E1/J1 14CH 304TBGA |
| XRT83SH38IB-F | IC LIU SH T1/E1/J1 8CH 225BGA |
| XRT86L30IV-F | IC LIU/FRAMER TI/E1/J1 SGL 128LQ |
| XRT86VL30IV-F | IC FRAMR/LIU T1/E1/J1 QD 128LQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XRT83L34IVTR | 功能描述:外围驱动器与原件 - PCI RoHS:否 制造商:PLX Technology 工作电源电压: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:FCBGA-1156 封装:Tray |
| XRT83L34IVTR-F | 功能描述:外围驱动器与原件 - PCI RoHS:否 制造商:PLX Technology 工作电源电压: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:FCBGA-1156 封装:Tray |
| XRT83L38 | 制造商:EXAR 制造商全称:EXAR 功能描述:OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR |
| XRT83L38_07 | 制造商:EXAR 制造商全称:EXAR 功能描述:OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR |
| XRT83L38ES | 功能描述:外围驱动器与原件 - PCI RoHS:否 制造商:PLX Technology 工作电源电压: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:FCBGA-1156 封装:Tray |
发布紧急采购，3分钟左右您将得到回复。