- 您现在的位置：买卖IC网 > PDF目录300164 > ZL30402/QCG1 (ZARLINK SEMICONDUCTOR INC) ATM/SONET/SDH SUPPORT CIRCUIT, PQFP80 PDF资料下载
参数资料
| 型号： | ZL30402/QCG1 |
| 厂商： | ZARLINK SEMICONDUCTOR INC |
| 元件分类： | 数字传输电路 |
| 英文描述： | ATM/SONET/SDH SUPPORT CIRCUIT, PQFP80 |
| 封装： | 14 X 14 MM, 1.40 MM HEIGHT, LEAD FREE, MS-026BEC, LQFP-80 |
| 文件页数： | 13/44页 |
| 文件大小： | 472K |
| 代理商： | ZL30402/QCG1 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页
ZL30402
Data Sheet
20
Zarlink Semiconductor Inc.
4.2.2
Status Bits
The ZL30402 has seven status bits (see Figure 6 "Hardware and Software Control options"). The first two bits
perform the same function as their equivalent status pins. The last five bits perform two functions. Bits FLIM, PAFL,
SAFL indicate drift of the reference clock frequencies beyond the capture range of Acquisition and Core PLLs and
bits PAH and SAH show entry of Primary and Secondary Acquisition PLLs into Holdover mode. These bits are
described in detail in section 3.2.4. The status pins are enabled when the ZL30402 operates in software control and
they can be used to trigger interrupts.
4.2.3
ZL30402 Register Map
Addresses: 00H to 6FH
Note: The ZL30402 uses address space from 00h to 6Fh. Registers at address locations not listed above must not be written or read.
Address
hex
Register
Read
Write
Function
00
Control Register 1
R/W
RefSel, 0, 0, MS2, MS1, FCS, 0, RefAlign
01
Status Register 1
R
rsv, rsv, LOCK, HOLDOVER, rsv, FLIM, rsv, rsv
04
Control Register 2
R/W
E3DS3/OC3, E3/DS3, 0, 0, 0, 0, 0, 0,
06
Phase Offset Register 2
R/W
0, 0, 0, 0, OffEn, C16POA10, C16POA9, C16POA8
07
Phase Offset Register 1
R/W
C16POA7, C16POA6, C16POA5, C16POA4, C16POA3,
C16POA2, C16POA1, C16POA0
0F
Device ID Register
R
0010 0001
11
Control Register 3
R/W
rsv, rsv, C1.5POA2, C1.5POA1, C1.5POA0, 0, 0, 0
13
Clock Disable Register 1
R/W
0, 0, C16dis, C8dis, C4dis, C2dis, C1.5dis,0
14
Clock Disable Register 2
R/W
0, 0, 0, F8odis, F0odis, F16odis, C6dis, C19dis
19
Core PLL Control Register
R/W
0, 0, 0, 0, 0, 0, MHR, AHRD, 0
1A
Fine Phase Offset Register
R/W
FPOA7, FPOA6, FPOA5, FPOA4, FPOA3, FPOA2, FPOA1,
FPOA0
20
Primary Acquisition PLL Status
Register
R
rsv, rsv, rsv, rsv, InpFreq1, InpFreq0, rsv, PAH,PAFL
28
Secondary Acquisition PLL
Status Register
R
rsv, rsv, rsv, rsv, InpFreq1, InpFreq0, rsv, SAH, SAFL
40
Master Clock Frequency
Calibration Register - Byte 4
R/W
MCFC31, MCFC30, MCFC29, MCFC28, MCFC27, MCFC26,
MCFC25, MCFC24,
41
Master Clock Frequency
Calibration Register - Byte 3
R/W
MCFC23, MCFC22, MCFC21, MCFC20, MCFC19, MCFC18,
MCFC17, MCFC16
42
Master Clock Frequency
Calibration Register - Byte 2
R/W
MCFC15, MCFC14, MCFC13, MCFC12, MCFC11, MCFC10,
MCFC9, MCFC8
43
Master Clock Frequency
Calibration Register - Byte 1
R/W
MCFC7, MCFC6, MCFC5, MCFC4, MCFC3, MCFC2, MCFC1,
MCFC0
Table 4 - ZL30402 Register Map
相关PDF资料 |
PDF描述 |
|---|---|
| ZL50112GAG2 | SPECIALTY TELECOM CIRCUIT, PBGA552 |
| ZL50112GAG | SPECIALTY TELECOM CIRCUIT, PBGA552 |
| ZL50114GAG2 | SPECIALTY TELECOM CIRCUIT, PBGA552 |
| ZL50114GAG | SPECIALTY TELECOM CIRCUIT, PBGA552 |
| ZL50232GD | DATACOM, ISDN ECHO CANCELLER, PBGA208 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ZL30406 | 制造商:ZARLINK 制造商全称:Zarlink Semiconductor Inc 功能描述:SONET/SDH Clock Multiplier PLL |
| ZL30406_06 | 制造商:ZARLINK 制造商全称:Zarlink Semiconductor Inc 功能描述:SONET/SDH Clock Multiplier PLL |
| ZL30406QGC | 制造商:Zarlink Semiconductor Inc 功能描述:PLL CLOCK MLTPLR SGL UP TO 19.44MHZ 64TQFP - Trays |
| ZL30406QGC1 | 制造商:ZARLINK 制造商全称:Zarlink Semiconductor Inc 功能描述:SONET/SDH Clock Multiplier PLL |
| ZL30406QGG1 | 制造商:Microsemi Corporation 功能描述:IC PB FREE T1/E1 SYS. SYNC+STRATUM 3 H/O 制造商:Microsemi Corporation 功能描述:PB FREE SONET/SDH CLOCK MULTIPLIER PLL - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC PLL SONET/SDH CLK MULT 64TQFP 制造商:Microsemi Corporation 功能描述:IC PLL SONET/SDH CLK MULT 64TQFP |
发布紧急采购，3分钟左右您将得到回复。