参数资料
型号: ZL30402/QCG1
厂商: ZARLINK SEMICONDUCTOR INC
元件分类: 数字传输电路
英文描述: ATM/SONET/SDH SUPPORT CIRCUIT, PQFP80
封装: 14 X 14 MM, 1.40 MM HEIGHT, LEAD FREE, MS-026BEC, LQFP-80
文件页数: 7/44页
文件大小: 472K
代理商: ZL30402/QCG1
ZL30402
Data Sheet
15
Zarlink Semiconductor Inc.
Figure 5 - ZL30402 State Machine
2.6.3
Reset State
The Reset State must be entered when ZL30402 is powered-up. In this state, all arithmetic calculations are halted,
clocks are stopped, the microprocessor port is disabled and all internal registers are reset to their default values.
The Reset state is entered by pulling the RESET pin low for a minimum of 1 s. When the RESET pin is pulled back
high, internal logic starts a 500 s initialization process before switching into the Free-run state (MS2, MS1 = 10).
2.6.4
Free-Run State (Free-Run mode)
The Free-run state is entered when synchronization to the network is not required or is not possible. Typically this
occurs during installation, repairs or when a Network Element operates as a master node in an isolated network. In
the Free-run state, the accuracy of the generated clocks is determined by the accuracy and stability of the ZL30402
Master Crystal Oscillator. When equipment is installed for the first time (or periodically maintained) the accuracy of
the Free-run clocks can be adjusted to within 1x10-12 by setting the offset frequency in the Master Clock Frequency
Calibration Register.
2.6.5
Normal State (Normal Mode or Locked Mode)
The Normal State is entered when a good quality reference clock from the network is available for synchronization.
The ZL30402 automatically detects the frequency of the reference clock (8 kHz, 1.544 MHz, 2.048 MHz or
19.44 MHz) and sets the LOCK status bit and pin high after acquiring synchronization. In the Normal state all
generated clocks (C1.5o, C2o, C4o, C6o, C8o, C16o, C19o, C34/C44 and C155) and frame pulses (F0o, F8o,
F16o) are derived from network timing. To guarantee uninterrupted synchronization, the ZL30402 has two
Acquisition PLLs that continuously monitor the quality of the incoming reference clocks. This dual architecture
enables quick replacement of a poor or failed reference and minimizes the time spent in other states.
NORMAL
(LOCKED)
00
AUTO
HOLD-
OVER
HOLD-
OVER
01
FREE-
RUN
10
RESET
Ref: OK &
MS2, MS1 == 00
{AUTO}
Ref: OK --> FAIL &
MS2, MS1 == 00
{AUTO}
MS2, MS1 == 01 OR
RefSel change
Ref: FAIL --> OK &
MS2, MS1 == 00 &
AHRD=1 &
MHR= 0-->1 then 1-->0
{MANUAL}
Ref: FAIL --> OK &
MS2, MS1 == 00 &
AHRD=0 &
{AUTO}
MS2, MS1 == 10 forces
unconditional return from
any state to Free-run
Notes:
==: equal
{AUTO}: Automatic transition
! =: not equal
AUTO HOLDOVER: Automatic Holdover
& =: AND Operation
0 --> 1: transition from 0 to 1
STATE
MS2, MS1
MS2, MS1! = 10
RESET == 1
RefSel Change
相关PDF资料
PDF描述
ZL50112GAG2 SPECIALTY TELECOM CIRCUIT, PBGA552
ZL50112GAG SPECIALTY TELECOM CIRCUIT, PBGA552
ZL50114GAG2 SPECIALTY TELECOM CIRCUIT, PBGA552
ZL50114GAG SPECIALTY TELECOM CIRCUIT, PBGA552
ZL50232GD DATACOM, ISDN ECHO CANCELLER, PBGA208
相关代理商/技术参数
参数描述
ZL30406 制造商:ZARLINK 制造商全称:Zarlink Semiconductor Inc 功能描述:SONET/SDH Clock Multiplier PLL
ZL30406_06 制造商:ZARLINK 制造商全称:Zarlink Semiconductor Inc 功能描述:SONET/SDH Clock Multiplier PLL
ZL30406QGC 制造商:Zarlink Semiconductor Inc 功能描述:PLL CLOCK MLTPLR SGL UP TO 19.44MHZ 64TQFP - Trays
ZL30406QGC1 制造商:ZARLINK 制造商全称:Zarlink Semiconductor Inc 功能描述:SONET/SDH Clock Multiplier PLL
ZL30406QGG1 制造商:Microsemi Corporation 功能描述:IC PB FREE T1/E1 SYS. SYNC+STRATUM 3 H/O 制造商:Microsemi Corporation 功能描述:PB FREE SONET/SDH CLOCK MULTIPLIER PLL - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC PLL SONET/SDH CLK MULT 64TQFP 制造商:Microsemi Corporation 功能描述:IC PLL SONET/SDH CLK MULT 64TQFP