- 您现在的位置：买卖IC网 > PDF目录300164 > ZL30402/QCG1 (ZARLINK SEMICONDUCTOR INC) ATM/SONET/SDH SUPPORT CIRCUIT, PQFP80 PDF资料下载
参数资料
| 型号： | ZL30402/QCG1 |
| 厂商： | ZARLINK SEMICONDUCTOR INC |
| 元件分类： | 数字传输电路 |
| 英文描述： | ATM/SONET/SDH SUPPORT CIRCUIT, PQFP80 |
| 封装： | 14 X 14 MM, 1.40 MM HEIGHT, LEAD FREE, MS-026BEC, LQFP-80 |
| 文件页数： | 42/44页 |
| 文件大小： | 472K |
| 代理商： | ZL30402/QCG1 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页当前第42页第43页第44页
ZL30402
Data Sheet
7
Zarlink Semiconductor Inc.
Pin Description
Pin #
Name
Description
1IC
Internal Connection. Leave unconnected.
2-5
A1-A4
Address 1 to 4 (5 V tolerant input). Address inputs for the parallel processor
interface. Connect to ground in Hardware Control.
6GND
Ground. Negative power supply.
7-8
A5-A6
Address 5 to 6 (5 V tolerant input). Address inputs for the parallel processor
interface. Connect to ground in Hardware Control.
9FCS
Filter Characteristic Select (Input). In Hardware Control, FCS selects the
filtering characteristics of the ZL30402. Set this pin high to have a loop filter
corner frequency of 0.1 Hz and limit the phase slope to 885 ns per second. Set
this pin low to have corner frequency of 1.1 Hz and limit the phase slope to
41 ns per 1.326 ms. Connect to ground in Software Control. This pin is
internally pulled down to GND.
10
VDD
Positive Power Supply.
11
GND
Ground.
12
F16o
Frame Pulse ST-BUS 8.192 Mb/s (CMOS tristate output). This is an 8 kHz,
61 ns wide, active low framing pulse, which marks beginning of a ST-BUS
frame. This frame pulse is typically used for ST-BUS operation at 8.192 Mb/s
13
C16o
Clock 16.384 MHz (CMOS tristate output). This clock is used for ST-BUS
operation at 8.192 Mb/s.
14
C8o
Clock 8.192 MHz (CMOS tristate output). This clock is used for ST-BUS
operation at 8.192 Mb/s.
15
C4o
Clock 4.096 MHz (CMOS tristate output). This clock is used for ST-BUS
operation at 2.048 Mb/s.
16
C2o
Clock 2.048 MHz (CMOS tristate output). This clock is used for ST-BUS
operation at 2.048 Mb/s.
17
F0o
Frame Pulse ST-BUS 2.048 Mb/s (CMOS tristate output). This is an 8 kHz,
244 ns, active low framing pulse, which marks the beginning of a ST-BUS
frame. This is typically used for ST-BUS operation at 2.048 Mb/s and
4.096 Mb/s.
18
MS1
Mode Select 1 (Input). The MS1 and MS2 pins select the ZL30402 mode of
operation (Normal, Holdover or Free-run), see Table 1 on page 18 for details.
The logic level at this input is sampled by the rising edge of the F8o frame
pulse. Connect to ground in Software Control.
19
MS2
Mode Select 2 (Input). The MS2 and MS1 pins select the ZL30402 mode of
operation (Normal, Holdover or Free-run), see Table 1 on page 18 for details.
The logic level at this input is sampled by the rising edge of the F8o frame
pulse. Connect to ground in Software Control.
相关PDF资料 |
PDF描述 |
|---|---|
| ZL50112GAG2 | SPECIALTY TELECOM CIRCUIT, PBGA552 |
| ZL50112GAG | SPECIALTY TELECOM CIRCUIT, PBGA552 |
| ZL50114GAG2 | SPECIALTY TELECOM CIRCUIT, PBGA552 |
| ZL50114GAG | SPECIALTY TELECOM CIRCUIT, PBGA552 |
| ZL50232GD | DATACOM, ISDN ECHO CANCELLER, PBGA208 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ZL30406 | 制造商:ZARLINK 制造商全称:Zarlink Semiconductor Inc 功能描述:SONET/SDH Clock Multiplier PLL |
| ZL30406_06 | 制造商:ZARLINK 制造商全称:Zarlink Semiconductor Inc 功能描述:SONET/SDH Clock Multiplier PLL |
| ZL30406QGC | 制造商:Zarlink Semiconductor Inc 功能描述:PLL CLOCK MLTPLR SGL UP TO 19.44MHZ 64TQFP - Trays |
| ZL30406QGC1 | 制造商:ZARLINK 制造商全称:Zarlink Semiconductor Inc 功能描述:SONET/SDH Clock Multiplier PLL |
| ZL30406QGG1 | 制造商:Microsemi Corporation 功能描述:IC PB FREE T1/E1 SYS. SYNC+STRATUM 3 H/O 制造商:Microsemi Corporation 功能描述:PB FREE SONET/SDH CLOCK MULTIPLIER PLL - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC PLL SONET/SDH CLK MULT 64TQFP 制造商:Microsemi Corporation 功能描述:IC PLL SONET/SDH CLK MULT 64TQFP |
发布紧急采购，3分钟左右您将得到回复。