参数资料
型号: ZL50408GDG2
厂商: CONEXANT SYSTEMS
元件分类: 网络接口
英文描述: DATACOM, LAN SWITCHING CIRCUIT, PBGA208
封装: 17 X 17 MM, 1.40 MM HEIGHT, LEAD FREE, MO-192, LBGA-208
文件页数: 72/144页
文件大小: 1779K
代理商: ZL50408GDG2
ZL50408
Data Sheet
33
Zarlink Semiconductor Inc.
Figure 6 - Overview of the SSI+MII Interface
3.1
Register Configuration, Frame Transmission and Frame Reception
3.1.1
Register Configuration
The ZL50408 has many programmable parameters, covering such functions as QoS weights, VLAN control, and
port mirroring setup. In managed mode, the CPU interface provides an easy way of configuring these parameters.
The parameters are contained in 8-bit configuration registers. The device allows indirect access to these registers,
as follows:
If operating in 8-bit interface mode, two “index” registers (addresses 000b and 001b) need to be written, to
indicate the desired 16-bit register address. In 16-bit mode, only one register (address 000b) needs to be
written for the desired 16-bit register address.
In serial mode, the address, command and data are shifted in serially. To access the configuration registers,
only one “index” register (addresses 000b) needs to be written with the configuration register address. The
desired data can be written into or read from the “data” register (address 010b).
For example, if “XX” is required to be written to register “YY”, a write of “YY” is required to write to
address “000b” (Index register). Then, a write of “XX” is required to write to address “010b” (Data
Register). This completes the register write and register “YY” will contain the value of “XX”.
CPU fram e
Transm it
FIFO
Index R eg 0
(Addr = 0)
Internal
R egisters
Inderect
Acc ess
16-bit A ddress
Conf igData
Reg
(Addr = 2)
8-bit Data Bus
CPU fram e
Receiv e
FIFO
ControlCom m and
1 R eg
(Addr = 6)
Control
C om m and1
Rec eiv e
FIFO
Interrupt
C ontrol
Com m and2
Trans m it
FIFO
C ontrol
C om m and1
Trans m it
FIFO
C om m and/
Status Reg
(Addr = 4)
InterruptReg
(Addr = 5)
C ontrol
Com m and2
Reg
(Addr = 7)
8/16-bit Data Bus
I/O D ataMU X
Addres s
Processor
IN T C SW R
Synchronous Serial Interf ace
16-bit D ata Bus
3-bit Address Bus
Strobe
Serial In
Serial Out
MII Interf ace
Tx d Txen
Rxd R xdv
Tclk
Rclk
Interrupt
相关PDF资料
PDF描述
ZL50418GKG2 DATACOM, LAN SWITCHING CIRCUIT, PBGA553
ZL50418/GKC DATACOM, LAN SWITCHING CIRCUIT, PBGA553
ZL50418GKG2 DATACOM, LAN SWITCHING CIRCUIT, PBGA553
ZLW-2-B 1 MHz - 1000 MHz RF/MICROWAVE DOUBLE BALANCED MIXER, 9.5 dB CONVERSION LOSS-MAX
ZMG71W SINGLE COLOR LED, GREEN
相关代理商/技术参数
参数描述
ZL50409 制造商:ZARLINK 制造商全称:Zarlink Semiconductor Inc 功能描述:Managed 9-Port 10/100M Ethernet Switch
ZL50409GDC 制造商:ZARLINK 制造商全称:Zarlink Semiconductor Inc 功能描述:Managed 9-Port 10/100M Ethernet Switch
ZL50409GDC1 制造商:Microsemi Corporation 功能描述:
ZL50410 制造商:ZARLINK 制造商全称:Zarlink Semiconductor Inc 功能描述:Managed 8-Port 10/100M + 1-Port 10/100/1000M Ethernet Switch
ZL50410GDC208 制造商:ZARLINK 制造商全称:Zarlink Semiconductor Inc 功能描述:Managed 8-Port 10/100M + 1-Port 10/100/1000M Ethernet Switch