- 您现在的位置：买卖IC网 > PDF目录11767 > AD9882KSTZ-100 (Analog Devices Inc)IC INTERFACE/DVI 100MHZ 100LQFP PDF资料下载
参数资料
| 型号： | AD9882KSTZ-100 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 20/40页 |
| 文件大小： | 0K |
| 描述： | IC INTERFACE/DVI 100MHZ 100LQFP |
| 标准包装： | 1 |
| 应用： | 视频 |
| 接口： | 模拟，DVI |
| 电源电压： | 3.15 V ~ 3.45 V |
| 封装/外壳： | 100-LQFP |
| 供应商设备封装： | 100-LQFP（14x14） |
| 包装： | 管件 |
| 安装类型： | 表面贴装 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页当前第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页
AD9882A
Rev. 0 | Page 27 of 40
CLAMP TIMING
0x05 7–0
Clamp Placement
An 8-bit register that sets the position of the internally
generated clamp.
When clamp function (Register 0x11, Bit 7) is 0, a clamp signal
is generated internally at a position established by the clamp
placement and for a duration set by the clamp duration.
Clamping is started (clamp placement) an integral number of
pixel periods after the trailing edge of Hsync. The clamp
placement can be programmed to any value from 1 to 255.
The clamp should be placed during a time that the input signal
presents a stable black-level reference, usually the back porch
period between Hsync and the image.
When clamp function is 1, this register is ignored.
0x06 7–0
Clamp Duration
An 8-bit register that sets the duration of the internally
generated clamp.
For the best results, the clamp duration should be set to include
the majority of the black-reference signal time that follows the
Hsync signal trailing edge. Insufficient clamping time can pro-
duce brightness changes at the top of the screen and a slow
recovery from large changes in the average picture level (APL)
or brightness.
When clamp function is 1, this register is ignored.
HSYNC OUTPUT PULSE WIDTH
0x07 7–0
Hsync Output Pulse Width
An 8-bit register that sets the duration of the Hsync output
pulse.
The leading edge of the Hsync output is triggered by the
internally generated, phase-adjusted PLL feedback clock. The
AD9882A then counts a number of pixel clocks equal to the
value in this register minus one. This triggers the trailing edge
of the Hsync output, which is also phase-adjusted.
INPUT GAIN
0x08 7–0
Red Gain
An 8-bit word that sets the gain of the red channel. The
AD9882A can accommodate input signals with a full-scale
range of between 0.5 V and 1.0 V p-p. Setting red gain to 255
corresponds to an input range of 1.0 V. A red gain of 0
establishes an input range of 0.5 V. Note that increasing red gain
results in the picture having less contrast (the input signal uses
fewer of the available converter codes). See Figure 4.
0x09 7–0
Green Gain
An 8-bit word that sets the gain of the green channel. See red
gain (0x08).
0x0A 7–0
Blue Gain
An 8-bit word that sets the gain of the blue channel. See Red
gain (0x08).
INPUT OFFSET
0x0B 7–1
Red Channel Offset Adjust
A 7-bit offset binary word that sets the dc offset of the red chan-
nel. One LSB of offset adjustment equals approximately one LSB
change in the ADC offset. Therefore, the absolute magnitude of
the offset adjustment scales as the gain of the channel changes.
A nominal setting of 64 results in the channel nominally clamp-
ing the back porch (during the clamping interval) to Code 00.
An offset setting of 127 results in the channel clamping to
Code 63 of the ADC. An offset setting of 0 clamps to Code –64
(off the bottom of the range). Increasing the value of the red
offset decreases the brightness of the channel.
0x0C 7–1
Green Channel Offset Adjust
A 7-bit offset binary word that sets the dc offset of the green
channel. See the 0x0B 7–1 red channel offset adjust.
0x0D 7–1
Blue Channel Offset Adjust
A 7-bit offset binary word that sets the dc offset of the blue
channel. 0x0B 7–1 Red channel offset adjust.
0x0E 7–0
Sync Separator Threshold
This register is used to set the responsiveness of the sync
separator. It sets how many internal 5 MHz clock periods the
sync separator must count to before toggling high or low. It
works like a low-pass filter to ignore Hsync pulses in order to
extract the Vsync signal. This register should be set to some
number greater than the maximum Hsync pulse width. Note
that the sync separator threshold uses an internal dedicated
clock with a frequency of approximately 5 MHz.
The default for this register is 0x20.
0x0F 7–3
Sync-on-Green Slicer Threshold
This register allows the comparator threshold of the sync-on-
green slicer to be adjusted. This register adjusts it in steps of
10 mV, with the minimum setting equaling 10 mV and the
maximum setting equaling 330 mV.
The default setting is 15 decimal and corresponds to a threshold
value of 170 mV.
0x0F 2
AIO Active Interface Override
This bit is used to override the automatic interface selection
(Bit 3 in Register 0x15). To override, set this bit to Logic 1.
When overriding, the active interface is set via Bit 1 in this
register.
Table 15. Active Interface Override Settings
AIO
Result
0
Autodetermines the active interface.
1
Override; Bit 1 determines the active interface.
The default for this register is 0.
相关PDF资料 |
PDF描述 |
|---|---|
| MS27473E16B55PA | CONN PLUG 55POS STRAIGHT W/PINS |
| LTC4305IGN#TR | IC BUFFER BUS 2WR ADDRESS 16SSOP |
| VI-B43-IW-F2 | CONVERTER MOD DC/DC 24V 100W |
| AD9983AKCPZ-170 | IC INTRFACE 8BIT 170MSPS 64LFCSP |
| VI-B42-IX-F4 | CONVERTER MOD DC/DC 15V 75W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9882KSTZ-140 | 功能描述:IC INTERFACE/DVI 100MHZ 100LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 专用 系列:- 特色产品:NXP - I2C Interface 标准包装:1 系列:- 应用:2 通道 I²C 多路复用器 接口:I²C，SM 总线 电源电压:2.3 V ~ 5.5 V 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:剪切带 (CT) 安装类型:表面贴装 产品目录页面:825 (CN2011-ZH PDF) 其它名称:568-1854-1 |
| AD9883 | 制造商:AD 制造商全称:Analog Devices 功能描述:110 MSPS Analog Interface for Flat Panel Displays |
| AD9883/PCB | 制造商:AD 制造商全称:Analog Devices 功能描述:110 MSPS Analog Interface for Flat Panel Displays |
| AD9883A | 制造商:AD 制造商全称:Analog Devices 功能描述:110 MSPS/140 MSPS Analog Interface for Flat Panel Displays |
| AD9883A/PCB | 制造商:Analog Devices 功能描述:110MHZ ANALOG INTERFACE FOR SG |
发布紧急采购，3分钟左右您将得到回复。