参数资料
型号: AD9882KSTZ-100
厂商: Analog Devices Inc
文件页数: 9/40页
文件大小: 0K
描述: IC INTERFACE/DVI 100MHZ 100LQFP
标准包装: 1
应用: 视频
接口: 模拟,DVI
电源电压: 3.15 V ~ 3.45 V
封装/外壳: 100-LQFP
供应商设备封装: 100-LQFP(14x14)
包装: 管件
安装类型: 表面贴装
AD9882A
Rev. 0 | Page 17 of 40
TIMING: ANALOG INTERFACE
The following timing diagrams show the operation of the
AD9882A. The output data clock signal is created so that its
rising edge always occurs between data transitions and can be
used to latch the output data externally.
tPER
tDCYCLE
tSKEW
DATACK
DATA
HSOUT
tSKEW
05123-009
Figure 9. Output Timing
Hsync Timing
Horizontal sync (Hsync) is processed in the AD9882A to
eliminate ambiguity in the timing of the leading edge with
respect to the phase-delayed pixel clock and data. The Hsync
input is used as a reference to generate the pixel sampling clock.
The sampling phase can be adjusted, with respect to Hsync,
through a full 360° in 32 steps via the phase adjust register
(Register 0x04) to optimize the pixel sampling time. Display
systems use Hsync to align memory and display write cycles, so
it is important to have a stable timing relationship between
Hsync output (HSOUT) and data clock (DATACK).
Three things happen to horizontal sync in the AD9882A. First,
the polarity of Hsync input is determined and therefore has a
known output polarity. The known output polarity can be
programmed either active high or active low (Register 0x10,
Bit 5). Second, HSOUT is aligned with DATACK and data
outputs. Third, the duration of HSOUT (in pixel clocks) is set
via Register 0x07. HSOUT is the sync signal that should be used
to drive the rest of the display system.
Coast Timing
In most computer systems, the Hsync signal is provided
continuously on a dedicated wire. In these systems, the
coast function is unnecessary and should be disabled using
Register 0x11, Bits 1 to 3.
In some systems, however, Hsync is disturbed during the verti-
cal sync period (Vsync). In other cases, Hsync pulses disappear.
In other systems, such as those that employ composite sync
(Csync) signals or embedded sync-on-green (SOG), Hsync
includes equalization pulses or other distortions during Vsync.
To avoid upsetting the clock generator during Vsync, it is
important to ignore these distortions. If the pixel clock PLL sees
extraneous pulses, it attempts to lock to this new frequency and
has changed frequency by the end of the Vsync period. It then
takes a few lines of correct Hsync timing to recover at the
beginning of a new frame, resulting in a tearing of the image at
the top of the display.
The coast function is provided to eliminate this problem. It is an
internally generated signal, created by the sync processing
engine that disables the PLL input and allows the clock to free-
run at its then-current frequency. The PLL can free-run for
several lines without significant frequency drift.
相关PDF资料
PDF描述
MS27473E16B55PA CONN PLUG 55POS STRAIGHT W/PINS
LTC4305IGN#TR IC BUFFER BUS 2WR ADDRESS 16SSOP
VI-B43-IW-F2 CONVERTER MOD DC/DC 24V 100W
AD9983AKCPZ-170 IC INTRFACE 8BIT 170MSPS 64LFCSP
VI-B42-IX-F4 CONVERTER MOD DC/DC 15V 75W
相关代理商/技术参数
参数描述
AD9882KSTZ-140 功能描述:IC INTERFACE/DVI 100MHZ 100LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 专用 系列:- 特色产品:NXP - I2C Interface 标准包装:1 系列:- 应用:2 通道 I²C 多路复用器 接口:I²C,SM 总线 电源电压:2.3 V ~ 5.5 V 封装/外壳:16-TSSOP(0.173",4.40mm 宽) 供应商设备封装:16-TSSOP 包装:剪切带 (CT) 安装类型:表面贴装 产品目录页面:825 (CN2011-ZH PDF) 其它名称:568-1854-1
AD9883 制造商:AD 制造商全称:Analog Devices 功能描述:110 MSPS Analog Interface for Flat Panel Displays
AD9883/PCB 制造商:AD 制造商全称:Analog Devices 功能描述:110 MSPS Analog Interface for Flat Panel Displays
AD9883A 制造商:AD 制造商全称:Analog Devices 功能描述:110 MSPS/140 MSPS Analog Interface for Flat Panel Displays
AD9883A/PCB 制造商:Analog Devices 功能描述:110MHZ ANALOG INTERFACE FOR SG