- 您现在的位置：买卖IC网 > PDF目录11767 > AD9882KSTZ-100 (Analog Devices Inc)IC INTERFACE/DVI 100MHZ 100LQFP PDF资料下载
参数资料
| 型号： | AD9882KSTZ-100 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 26/40页 |
| 文件大小： | 0K |
| 描述： | IC INTERFACE/DVI 100MHZ 100LQFP |
| 标准包装： | 1 |
| 应用： | 视频 |
| 接口： | 模拟，DVI |
| 电源电压： | 3.15 V ~ 3.45 V |
| 封装/外壳： | 100-LQFP |
| 供应商设备封装： | 100-LQFP（14x14） |
| 包装： | 管件 |
| 安装类型： | 表面贴装 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页当前第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页
AD9882A
Rev. 0 | Page 32 of 40
Table 45. Active Hsync Results
Hsync Detect
Register
0x15,Bit 7
SOG Detect
Register
0x,10 Bit 4
Override
Register
0x,15 Bit 6
AHS
Register
0x16,Bit 7
0
Bit 3 in
0x10
0
1
0
1
0
1
0
Bit 3 in
0x10
X
1
Bit 3 in
0x10
AHS = 0 means use the Hsync pin input for Hsync. AHS = 1
means use the SOG pin input for Hsync. The override bit is in
Register 0x10, Bit 4.
0x16 6
Detected Hsync Input Polarity Status
This bit reports the status of the Hsync input polarity detection
circuit. It can be used to determine the polarity of the Hsync
input. The detection circuit’s location is shown Figure 20.
Table 46. Detected Hsync Input Polarity Status
Hsync Polarity Status
Result
0
Hsync polarity is negative/active low.
1
Hsync polarity is positive/active high.
0x16 5
AVS Active Vsync
This bit indicates which Vsync source is being used for the
analog interface, the Vsync input or output from the sync
separator. If the override bit (0x10, Bit 1) is set to Logic 1, then
this bit will be forced to the same state as Bit 0 in Register 0x10.
Table 47. Active Vsync Results
Vsync Detect
Register
0x16 Bit 5
Override
Register
0x10 Bit 1
AVS
0
1
0
1
X
1
Bit 0 in 0x10
AVS = 0 means Vsync input. AVS = 1 means sync separator.
The override bit is in Register 0x10, Bit 1.
0x16 4
Detected Vsync Output Polarity Status
This bit reports the status of the Vsync output polarity
detection circuit. It can be used to determine the polarity of the
Vsync output. The detection circuit’s location is shown in
Table 48. Detected Vsync Input Polarity Status
Vsync Polarity Status
Result
0
Vsync polarity is active high.
1
Vsync polarity is active low.
0x16 3 Detected Coast Polarity Status
This bit reports the status of the coast input polarity detection
circuit. The detection circuit’s location is shown in Figure 20.
This bit applies only to the internal coast and does not apply
when coast is disabled.
Table 49. Detected Coast Input Polarity Status
Hsync Polarity Status
Result
0
Coast polarity is negative/active low.
1
Coast polarity is positive/active high.
0x16 2
Key Read Verification
This bit reports wherever HDCP keys are detected.
Table 50. Key Read Verification
Detect
Function
0
Not detected
1
Detected
0x1B 7
MDA and MCL Three-State
The MDA and MCL three-state feature allows the EEPROM to
be programmed in-circuit. The MDA/MCL port must be three-
stated before attempting to program the EEPROM using an
external master. The keys are stored in an I2C compatible 3.3 V
serial EEPROM of at least 512 bytes. The EEPROM should have
a device address of 0xA0.
0x1C 0 RxC Connect
The RxC (DVI differential clock pair) can be disconnected via
software if the HDCP specified hot plug detect does not work to
resynchronize the HDCP transmitter engine. To use this
function, write this bit to 0 (0xR1C to 0x0E) then back to 1
(0xR1C to 0x0F). This signals to the DVI transmitter to restart
the HDCP protocol. It is recommended that the user perform
this toggle of the bit whenever switching from analog to digital
inputs.
Table 51. DVI Clock Connect
Set
Function
0
RxC lines disconnected (open).
1
RxC lines connected internally.
2-WIRE SERIAL CONTROL PORT
A 2-wire serial control interface is provided. Two AD9882A
devices can be connected to the 2-wire serial interface, with
each device having a unique address.
The 2-wire serial interface comprises a clock (SCL) and a
bidirectional data (SDA) pin. The analog flat panel interface
acts as a slave for receiving and transmitting data over the serial
interface. When the serial interface is not active, the logic levels
on SCL and SDA are pulled high by external pull-up resistors.
Data received or transmitted on the SDA line must be stable for
the duration of the positive-going SCL pulse. Data on SDA must
相关PDF资料 |
PDF描述 |
|---|---|
| MS27473E16B55PA | CONN PLUG 55POS STRAIGHT W/PINS |
| LTC4305IGN#TR | IC BUFFER BUS 2WR ADDRESS 16SSOP |
| VI-B43-IW-F2 | CONVERTER MOD DC/DC 24V 100W |
| AD9983AKCPZ-170 | IC INTRFACE 8BIT 170MSPS 64LFCSP |
| VI-B42-IX-F4 | CONVERTER MOD DC/DC 15V 75W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9882KSTZ-140 | 功能描述:IC INTERFACE/DVI 100MHZ 100LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 专用 系列:- 特色产品:NXP - I2C Interface 标准包装:1 系列:- 应用:2 通道 I²C 多路复用器 接口:I²C，SM 总线 电源电压:2.3 V ~ 5.5 V 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:剪切带 (CT) 安装类型:表面贴装 产品目录页面:825 (CN2011-ZH PDF) 其它名称:568-1854-1 |
| AD9883 | 制造商:AD 制造商全称:Analog Devices 功能描述:110 MSPS Analog Interface for Flat Panel Displays |
| AD9883/PCB | 制造商:AD 制造商全称:Analog Devices 功能描述:110 MSPS Analog Interface for Flat Panel Displays |
| AD9883A | 制造商:AD 制造商全称:Analog Devices 功能描述:110 MSPS/140 MSPS Analog Interface for Flat Panel Displays |
| AD9883A/PCB | 制造商:Analog Devices 功能描述:110MHZ ANALOG INTERFACE FOR SG |
发布紧急采购，3分钟左右您将得到回复。