- 您现在的位置：买卖IC网 > PDF目录11767 > AD9882KSTZ-100 (Analog Devices Inc)IC INTERFACE/DVI 100MHZ 100LQFP PDF资料下载
参数资料
| 型号： | AD9882KSTZ-100 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 21/40页 |
| 文件大小： | 0K |
| 描述： | IC INTERFACE/DVI 100MHZ 100LQFP |
| 标准包装： | 1 |
| 应用： | 视频 |
| 接口： | 模拟，DVI |
| 电源电压： | 3.15 V ~ 3.45 V |
| 封装/外壳： | 100-LQFP |
| 供应商设备封装： | 100-LQFP（14x14） |
| 包装： | 管件 |
| 安装类型： | 表面贴装 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页当前第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页
AD9882A
Rev. 0 | Page 28 of 40
0x0F 1
AIS Active Interface Select
This bit is used under two conditions. It is used to select the
active interface when the override bit is set (Register 0x0F,
Bit 2). Alternatively, it is used to determine the active interface
when not overriding but both interfaces are detected.
Table 16. Active Interface Select Settings
AIS
Result
0
Analog interface
1
Digital interface
The default for this register is 0.
0x10 7
Hsync Input Polarity Override
This register is used to override the internal circuitry that
determines the polarity of the Hsync signal going into the PLL.
Table 17. Hsync Input Polarity Override Settings
Override Bit
Result
0
Hsync polarity determined by chip.
1
Hsync polarity determined by Register 0x10,
Bit 6.
The default for Hsync polarity override is 0. (Polarity
determined by chip.)
0x10 6
HSPOL Hsync Input Polarity
A bit that must be set to indicate the polarity of the Hsync
signal that is applied to the PLL Hsync input.
Table 18. Hsync Input Polarity Settings
HSPOL
Function
0
Active low
1
Active high
Active low means the leading edge of the Hsync pulse is
negative-going. All PLL timing is based on the leading edge
of Hsync, which is the falling edge. The rising edge is used to
time the internal clamping.
Active high means the leading edge of the Hsync pulse is
positive-going. This means that PLL timing is based on the
leading edge of Hsync, which is now the rising edge.
The device operates if this bit is set incorrectly, but the
internally generated clamp position, as established by clamp
placement (Register 0x05), is not placed as expected, which
might generate clamping errors.
The power-up default value for HSPOL is 1.
0x10 5
Hsync Output Polarity
This bit determines the polarity of the Hsync output and the
SOG output. Table 19 shows the effect of this option. Sync
indicates the logic state of the sync pulse.
Table 19. Hsync Output Polarity Settings
Setting
SYNC
0
Logic 1 (positive polarity)
1
Logic 0 (negative polarity)
The default setting for this register is 0.
0x10 4
Active Hsync Override
This bit is used to override the automatic Hsync selection. To
override, set this bit to Logic 1. When overriding, the active
Hsync is set via Bit 3 in this register.
Table 20. Active Hsync Override Settings
Override
Result
0
Autodetermines the active Hsync.
1
Override; Bit 3 determines the active Hsync.
The default for this register is 0.
0x10 3
Active Hsync Select
This bit is used under two conditions. It is used to select the
active Hsync when the override bit is set (Bit 4). Alternatively, it
is used to determine the active Hsync when not overriding, but
both Hsyncs are detected.
Table 21. Active Hsync Select Settings
Select
Result
0
Hsync input
1
Sync-on-green input
The default for this register is 0.
0x10 2
Vsync Output Polarity
This bit determines the polarity of the Vsync output. Table 22
shows the effect of this option. SYNC indicates the logic state of
the sync pulse.
Table 22. Vsync Output Polarity Settings
Setting
SYNC
1
Not inverted
0
Inverted
The default setting for this register is 0.
0x10 1
Active Vsync Override
This bit is used to override the automatic Vsync selection. To
override, set this bit to Logic 1. When overriding, the active
interface is set via Bit 0 in this register.
相关PDF资料 |
PDF描述 |
|---|---|
| MS27473E16B55PA | CONN PLUG 55POS STRAIGHT W/PINS |
| LTC4305IGN#TR | IC BUFFER BUS 2WR ADDRESS 16SSOP |
| VI-B43-IW-F2 | CONVERTER MOD DC/DC 24V 100W |
| AD9983AKCPZ-170 | IC INTRFACE 8BIT 170MSPS 64LFCSP |
| VI-B42-IX-F4 | CONVERTER MOD DC/DC 15V 75W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9882KSTZ-140 | 功能描述:IC INTERFACE/DVI 100MHZ 100LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 专用 系列:- 特色产品:NXP - I2C Interface 标准包装:1 系列:- 应用:2 通道 I²C 多路复用器 接口:I²C，SM 总线 电源电压:2.3 V ~ 5.5 V 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:剪切带 (CT) 安装类型:表面贴装 产品目录页面:825 (CN2011-ZH PDF) 其它名称:568-1854-1 |
| AD9883 | 制造商:AD 制造商全称:Analog Devices 功能描述:110 MSPS Analog Interface for Flat Panel Displays |
| AD9883/PCB | 制造商:AD 制造商全称:Analog Devices 功能描述:110 MSPS Analog Interface for Flat Panel Displays |
| AD9883A | 制造商:AD 制造商全称:Analog Devices 功能描述:110 MSPS/140 MSPS Analog Interface for Flat Panel Displays |
| AD9883A/PCB | 制造商:Analog Devices 功能描述:110MHZ ANALOG INTERFACE FOR SG |
发布紧急采购，3分钟左右您将得到回复。