AD9882A
Rev. 0 | Page 8 of 40
Pin Type
Mnemonic
Function
Value
Pin
Number
Interface
Data Outputs
RED [7:0]
Outputs of Converter Red, Bit 7 is the MSB
3.3 V CMOS
92–99
Both
GREEN [7:0]
Outputs of Converter Green, Bit 7 is the MSB
3.3 V CMOS
2–9
Both
BLUE [7:0]
Outputs of Converter Bue, Bit 7 is the MSB
3.3 V CMOS
12–19
Both
Data Clock Output
DATACK
Data Output Clock for the Analog and Digital
Interface
3.3 V CMOS
85
Both
RX0+
Digital Input Channel 0 True
33
Digital
Digital Video Data
Inputs
RX0–
Digital Input Channel 0 Complement
32
Digital
RX1+
Digital Input Channel 1 True
36
Digital
RX1–
Digital Input Channel 1 Complement
35
Digital
RX2+
Digital Input Channel 2 True
39
Digital
RX2–
Digital Input Channel 2 Complement
38
Digital
RXC+
Digital Data Clock True
41
Digital
Digital Video Clock
Inputs
RXC–
Digital Data Clock Complement
42
Digital
Data Enable
DE
Data Enable
3.3 V CMOS
86
Digital
Control Bits
CTL [0:3]
Decoded Control Bits
3.3 V CMOS
22–25
Digital
RTERM
RTERM
Sets Internal Termination Resistance
28
Digital
HDCP
DDCSCL
HDCP Slave Serial Port Data Clock
3.3 V CMOS
53
Digital
DDCSDA
HDCP Slave Serial Port Data I/O
3.3 V CMOS
54
Digital
MCL
HDCP Master Serial Port Data Clock
3.3 V CMOS
81
Digital
MDA
HDCP Master Serial Port Data I/O
3.3 V CMOS
82
Digital
PIN DESCRIPTIONS OF SHARED PINS BETWEEN
ANALOG AND DIGITAL INTERFACES
HSOUT—Horizontal Sync Output
A reconstructed and phase-aligned version of the video Hsync.
The polarity of this output can be controlled via a serial bus bit.
In analog interface mode, the placement and duration are
variable. In digital interface mode, the placement and duration
are set by the graphics transmitter.
VSOUT—Vertical Sync Output
The separated Vsync from a composite signal or a direct pass-
through of the Vsync input. The polarity of this output can be
controlled via a serial bus bit. The placement and duration in all
modes is set by the graphics transmitter.
SERIAL PORT (2-WIRE)
SDA—Serial Port Data I/O
SCL—Serial Port Data Clock
A0—Serial Port Address Input
For a full description of the 2-wire serial register, refer to the
DATA OUTPUTS
RED—Data Output, Red Channel
GREEN—Data Output, Green Channel
BLUE—Data Output, Blue Channel
The main data outputs. Bit 7 is the MSB. These outputs are
shared between the two interfaces and behave in accordance
DATACK—Data Output Clock
Just like the data outputs, the data clock output is shared
between the two interfaces. It behaves differently depending on
section to determine how this pin behaves. .