- 您现在的位置：买卖IC网 > PDF目录1894 > AD9887AKSZ-140 (Analog Devices Inc)IC INTRFACE ANALOG/DVI 160-MQFP PDF资料下载
参数资料
| 型号： | AD9887AKSZ-140 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 27/52页 |
| 文件大小： | 0K |
| 描述： | IC INTRFACE ANALOG/DVI 160-MQFP |
| 标准包装： | 24 |
| 应用： | 图形卡，VGA 接口 |
| 接口： | 模拟和数字 |
| 电源电压： | 3.15 V ~ 3.45 V |
| 封装/外壳： | 160-BQFP |
| 供应商设备封装： | 160-MQFP（28x28） |
| 包装： | 托盘 |
| 安装类型： | 表面贴装 |
| 产品目录页面： | 788 (CN2011-ZH PDF) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页当前第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页
AD9887A
Rev. B | Page 33 of 52
Address
Read and
Write, or
Read Only
Bits
Default
Value
Register Name
Description
***1****
Bit 4—Clamp Input Signal Polarity (name also same as Bit 6). Valid only
with external CLAMP signal. Logic 0 = active low; Logic 1 = active high.
****0***
Bit 3—External Clock Select (EXTCLK). Shuts down the PLL and allows
the use of an external clock to drive the part. Logic 0 = uses internal
PLL; Logic 1 = bypasses the internal PLL.
*****0**
Bit 2—Red Clamp Select. Logic 0 selects clamp to ground; Logic 1
selects clamp to midscale. (Voltage at Pin 120 and 118)
******0*
Bit 1—Green Clamp Select. Logic 0 selects clamp to ground; Logic 1
selects clamp to midscale. (Voltage at Pin 111 and 109)
*******0
Bit 0—Blue Clamp Select. Logic 0 selects clamp to ground; Logic 1
selects clamp to midscale. (Voltage at Pin 101 and 99)
0x10
R/W
7:2
0*******
Mode Control 2
Bit 7—CKINV: Data Output Clock Invert. Logic 0 = not inverted;
Logic 1 = inverted (digital interface only).
*0******
Bit 6—Pixel Select. Selects either one or two pixels per clock mode.
Logic 0 = one pixel/clock; Logic 1 = two pixels/clock (digital interface
only).
**11****
Bit 5, 4—Output Drive. Selects among high, medium, and low output
drive strength. Logic 11 or Logic 10 = high, Logic 01 = medium, and
Logic 00 = low.
****0***
Bit 3—PDO: High Impedance Outputs. Logic 0 = normal; Logic 1 =
high impedance.
*****1**
Bit 2—Sync Detect Polarity. This bit sets the polarity for the SCDT pin.
Logic 1 = active high; Logic 0 = active low.
0x11
RO
7:1
1*******
Sync Detection
and Active
Interface Control
Bit 7—Analog Interface HSYNC Detect. It is set to Logic 1 if Hsync is
present on the analog interface; otherwise, it is set to Logic 0.
*1******
Bit 6—Analog Interface Sync-on-Green Detect. It is set to Logic 1 if
sync is present on the green video input; otherwise, it is set to 0.
**1*****
Bit 5—Analog Interface VSYNC Detect. It is set to Logic 1 if Vsync is
present on the analog interface; otherwise, it is set to Logic 0.
***1****
Bit 4—Digital Interface Clock Detect. It is set to Logic 1 if the clock is
present on the digital interface; otherwise, it is set to Logic 0.
****1***
Bit 3—Active Interface (AI). This bit indicates which interface is active.
Logic 0 = analog interface; Logic 1 = digital interface.
*****1**
Bit 2—Active Hsync (AHS). This bit indicates which analog Hsync is being
used. Logic 0 = HSYNC input pin; Logic 1 = Hsync from sync-on-green.
******1*
Bit 1—Active Vsync (AVS). This bit indicates which analog Vsync is being
used. Logic 0 = VSYNC input pin; Logic 1 = Vsync from sync-on-green.
0x12
R/W
7:0
0*******
Active Interface
Bit 7—Active Interface Override (AIO). If set to Logic 1, the user can
select the active interface via Bit 6. If set to Logic 0, the active
interface is selected via Bit 3 in Register 0x11.
*0******
Bit 6—Active Interface Select (AIS). Logic 0 selects the analog interface
as active. Logic 1 selects the digital interface as active. Note that the
indicated interface is active only if Bit 7 is set to Logic 1 or if both
interfaces are active (Bit 6 or Bit 7 and Bit 4 = Logic 1 in Register 0x11).
**0*****
Bit 5—Active Hsync Override. If set to Logic 1, the user can select the
Hsync to be used via Bit 4. If set to Logic 0, the active interface is
selected via Bit 2 in Register 0x11.
***0****
Bit 4—Active Hsync Select. Logic 0 selects Hsync as the active sync.
Logic 1 selects sync-on-green as the active sync. Note that the indicated
Hsync is used only if Bit 5 is set to Logic 1 or if both syncs are active
(Bit 6 and Bit 7 = Logic 1 in Register 0x11).
****0***
Bit 3—Active Vsync Override. If set to Logic 1, the user can select the
Vsync to be used via Bit 2. If set to Logic 0, the active interface is
selected via Bit 1 in Register 0x11.
相关PDF资料 |
PDF描述 |
|---|---|
| AD9888KSZ-170 | IC ANALOG INTRFC 170MSPS 128MQFP |
| AD9895KBCZRL | IC CCD SIGNAL PROC/GEN 64-CSPBGA |
| AD9910BSVZ-REEL | IC DDS 1GSPS 14BIT PAR 100TQFP |
| AD9911BCPZ-REEL7 | IC DDS 500MSPS DAC 10BIT 56LFCSP |
| AD9912ABCPZ | IC DDS 1GSPS DAC 14BIT 64LFCSP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9887AKSZ-1401 | 制造商:AD 制造商全称:Analog Devices 功能描述:Dual Interface for Flat Panel Display |
| AD9887AKSZ-170 | 功能描述:IC INTRFACE ANALOG/DVI 160-MQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 专用 系列:- 特色产品:NXP - I2C Interface 标准包装:1 系列:- 应用:2 通道 I²C 多路复用器 接口:I²C，SM 总线 电源电压:2.3 V ~ 5.5 V 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:剪切带 (CT) 安装类型:表面贴装 产品目录页面:825 (CN2011-ZH PDF) 其它名称:568-1854-1 |
| AD9887AKSZ-170 | 制造商:Analog Devices 功能描述:IC DUAL DISPLAY INTERFACE |
| AD9887AKSZ-1701 | 制造商:AD 制造商全称:Analog Devices 功能描述:Dual Interface for Flat Panel Display |
| AD9887APCB | 制造商:AD 制造商全称:Analog Devices 功能描述:Dual Interface for Flat Panel Displays |
发布紧急采购，3分钟左右您将得到回复。