- 您现在的位置：买卖IC网 > PDF目录1894 > AD9887AKSZ-140 (Analog Devices Inc)IC INTRFACE ANALOG/DVI 160-MQFP PDF资料下载
参数资料
| 型号： | AD9887AKSZ-140 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 28/52页 |
| 文件大小： | 0K |
| 描述： | IC INTRFACE ANALOG/DVI 160-MQFP |
| 标准包装： | 24 |
| 应用： | 图形卡，VGA 接口 |
| 接口： | 模拟和数字 |
| 电源电压： | 3.15 V ~ 3.45 V |
| 封装/外壳： | 160-BQFP |
| 供应商设备封装： | 160-MQFP（28x28） |
| 包装： | 托盘 |
| 安装类型： | 表面贴装 |
| 产品目录页面： | 788 (CN2011-ZH PDF) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页当前第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页
AD9887A
Rev. B | Page 34 of 52
Address
Read and
Write, or
Read Only
Bits
Default
Value
Register Name
Description
*****0**
Bit 2—Output Vsync Select. Logic 0 selects raw Vsync as the output
Vsync. Logic 1 selects sync separator output as the active Vsync. Note
that the indicated Vsync is used only if Bit 3 is set to Logic 1.
******0*
Bit 1—COAST Select. Logic 0 selects the COAST input pin used for the
PLL coast. Logic 1 selects Vsync to be used for the PLL coast.
*******1
Bit 0—PWRDN. Full Chip Power-Down, active low. Logic 0 = full chip
power-down; Logic 1 = normal.
0x13
R/W
7:0
00100000
Sync Separator
Threshold
Sync Separator Threshold. Sets the number of clock cycles that the sync
separator counts before toggling high or low. This should be set to a
number greater than the maximum Hsync or equalization pulse width.
0x14
R/W
7:0
***1****
Control Bits
Bit 4—Must be set to 1 for proper operation.
****0***
Bit 3—Must be set to 0 for proper operation.
*****0**
Bit 2—Scan Enable. Logic 0 = scan function disabled; Logic 1 = scan
function enabled.
******0*
Bit 1—COAST Input Polarity Override. Logic 0 = polarity determined by
chip; Logic 1 = polarity determined by user via Bit 6 in Register 0x0F.
*******0
Bit 0—HSYNC Input Polarity Override. Logic 0 = polarity determined
by chip; Logic 1 = polarity determined by user via Bit 7 in Register 0x0F.
0x15
RO
7:5
0*******
Polarity Status
Bit 7—Hsync Input Polarity Status. Logic 0 = active low; Logic 1 =
active high.
*0******
Bit 6—Vsync Output Polarity Status. Logic 0 = active high; Logic 1 =
active low.
**0*****
Bit 5—Coast Input Polarity Status. Logic 0 = active low; Logic 1 =
active high.
0x16
R/W
7:2
10111***
Control Bits
Bits[7:3]—Sync-on-Green Slicer Threshold.
*****1**
Bit 2—Must be set to 0 for proper operation.
0x17
R/W
7:0
00000000
Precoast
Sets the number of Hsyncs prior to Vsync before which coast goes
active.
0x18
R/W
7:0
00000000
Postcoast
Sets the number of Hsyncs following Vsync before coast goes active.
0x19
R/W
7:0
00000000
Test Register
Must be set to default for proper operation.
0x1A
R/W
7:0
11111111
Test
Must be set to 01000001 for proper operation.
0x1B
R/W
7:0
00000000
Set to 0x00 for autogain mode and 0x10 for manual-gain mode
0x1C
R/W
7:0
00000***
Bits [7:3]—Set to 00000*** for autogain mode and 00101*** for
manual-gain mode
*****1**
Bit 2—CbCr Output Order.
******1*
Bit 1—Must be set to 0 for standard input sampling.
*******1
4:2:2 Control
Bit 0—Output Format Mode Select. Logic 1 = 4:4:4 mode; Logic 0 =
4:2:2 mode.
0x1D
RO
7:0
*_*****
HDCP Keys Detected. Logic 0 = not detected; Logic 1 = detected.
0x1E
R/W
7:0
11111111
Must set to 0xFF for proper operation.
0x1F
R/W
7:0
10000100
Must set to 0x84 for proper operation.
0x20
R/W
7:0
0*******
Bit 7—HDCP A0 Serial Address Bit. For Logic 0, Address = 0x74. For
Logic 1, Address = 0x76.
*0******
Bit 6—MDA Pin Select. For Logic 0, Pin 49 = Ctrl3 signal. For Logic 1,
Pin 49 = MDA for HDCP.
**0*****
Bit 5—Analog Input Bandwidth Control. Logic 0 = high.
***0****
Bit 4—MDA/MCL Three-State. Logic 0 = three-state; Logic 1 = normal
operation.
****1***
Bit 3—External Oscillator. Logic 1 = internal; Logic 0 = use external
oscillator on A0.
*****0**
Normal Operation.
0x21
R/W
7:0
00000000
TDMS Gain Control
Set to 0x00 for autogain mode and 0x64 for manual-gain mode.
相关PDF资料 |
PDF描述 |
|---|---|
| AD9888KSZ-170 | IC ANALOG INTRFC 170MSPS 128MQFP |
| AD9895KBCZRL | IC CCD SIGNAL PROC/GEN 64-CSPBGA |
| AD9910BSVZ-REEL | IC DDS 1GSPS 14BIT PAR 100TQFP |
| AD9911BCPZ-REEL7 | IC DDS 500MSPS DAC 10BIT 56LFCSP |
| AD9912ABCPZ | IC DDS 1GSPS DAC 14BIT 64LFCSP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9887AKSZ-1401 | 制造商:AD 制造商全称:Analog Devices 功能描述:Dual Interface for Flat Panel Display |
| AD9887AKSZ-170 | 功能描述:IC INTRFACE ANALOG/DVI 160-MQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 专用 系列:- 特色产品:NXP - I2C Interface 标准包装:1 系列:- 应用:2 通道 I²C 多路复用器 接口:I²C，SM 总线 电源电压:2.3 V ~ 5.5 V 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:剪切带 (CT) 安装类型:表面贴装 产品目录页面:825 (CN2011-ZH PDF) 其它名称:568-1854-1 |
| AD9887AKSZ-170 | 制造商:Analog Devices 功能描述:IC DUAL DISPLAY INTERFACE |
| AD9887AKSZ-1701 | 制造商:AD 制造商全称:Analog Devices 功能描述:Dual Interface for Flat Panel Display |
| AD9887APCB | 制造商:AD 制造商全称:Analog Devices 功能描述:Dual Interface for Flat Panel Displays |
发布紧急采购，3分钟左右您将得到回复。