参数资料
型号: ADSP-21363KSWZ-1AA
厂商: Analog Devices Inc
文件页数: 13/60页
文件大小: 0K
描述: IC DSP 32BIT 333MHZ EPAD 144LQFP
产品培训模块: SHARC Processor Overview
标准包装: 1
系列: SHARC®
类型: 浮点
接口: DAI,SPI
时钟速率: 333MHz
非易失内存: ROM(512 kB)
芯片上RAM: 384kB
电压 - 输入/输出: 3.30V
电压 - 核心: 1.20V
工作温度: 0°C ~ 70°C
安装类型: 表面贴装
封装/外壳: 144-LQFP 裸露焊盘
供应商设备封装: 144-LQFP(20x20)
包装: 托盘
ADSP-21362/ADSP-21363/ADSP-21364/ADSP-21365/ADSP-21366
Table 6. Pin Descriptions (Continued)
State During and
Pin
BOOT_CFG1–0
Type
I
After Reset
Input only
Function
Boot Configuration Select. This pin is used to select the boot mode for the processor.
The BOOT_CFG pins must be valid before reset is asserted. For a description of the boot
mode, refer to Table 5 , Boot Mode Selection.
RESETOUT
RESET
O Output only
I/A Input only
Reset Out. Drives out the core reset signal to an external device.
Processor Reset. Resets the ADSP-2136x to a known state. Upon deassertion, there is a
4096 CLKIN cycle latency for the PLL to lock. After this time, the core begins program
execution from the hardware reset vector address. The RESET input must be asserted
(low) at power-up.
TCK I Input only 3
Test Clock (JTAG). Provides a clock for JTAG boundary scan. TCK must be asserted
(pulsed low) after power-up or held low for proper operation of the processors.
TMS I/S
(pu)
TDI I/S
(pu)
Three-state with
pull-up enabled
Three-state with
pull-up enabled
Test Mode Select (JTAG). Used to control the test state machine. TMS has a 22.5 kΩ
internal pull-up resistor.
Test Data Input (JTAG). Provides serial data for the boundary scan logic. TDI has a
22.5 kΩ internal pull-up resistor.
TDO O Three-state 4
Test Data Output (JTAG). Serial scan output of the boundary scan path.
TRST
I/A
(pu)
Three-state with
pull-up enabled
Test Reset (JTAG). Resets the test state machine. TRST must be asserted (pulsed low)
after power-up or held low for proper operation of the ADSP-2136x. TRST has a 22.5 kΩ
internal pull-up resistor.
EMU
V DDINT
V DDEXT
A VDD
O (O/D)
(pu)
P
P
P
Three-state with
pull-up enabled
Emulation Status. Must be connected to the processor ’s JTAG emulators target board
connector only. EMU has a 22.5 kΩ internal pull-up resistor.
Core Power Supply. Supplies the processor ’s core.
I/O Power Supply.
Analog Power Supply. Supplies the processor ’s internal PLL (clock generator). This pin
has the same specifications as V DDINT , except that added filtering circuitry is required. For
A VSS
G
Analog Power Supply Return.
GND G
Power Supply Return.
The following symbols appear in the Type column of Table 6 : A = asynchronous, G = ground, I = input, O = output, P = power supply,
S = synchronous, ( A/D ) = active drive, ( O/D ) = open drain, and T = three-state, ( pd ) = pull-down resistor, ( pu ) = pull-up resistor.
1
2
3
4
RD, WR, and ALE are three-stated (and not driven) only when RESET is active.
Output only is a three-state driver with its output path always enabled.
Input only is a three-state driver with both output path and pull-up disabled.
Three-state is a three-state driver with pull-up disabled.
Rev. J |
Page 13 of 60 |
July 2013
相关PDF资料
PDF描述
ADSP-BF537KBCZ-6AV IC DSP CTLR 16BIT 182CSPBGA
V300A2E160BL CONVERTER MOD DC/DC 2V 160W
ADSP-2191MKSTZ-160 IC DSP CONTROLLER 16BIT 144LQFP
MLP2012S2R2T INDUCTOR MULTILAYER 2.2UH 0805
10090098-S254VLF DSUB STR 25POS SOCKET
相关代理商/技术参数
参数描述
ADSP-21363SBBC-ENG 制造商:AD 制造商全称:Analog Devices 功能描述:SHARC Processor
ADSP-21363SBBCZENG 制造商:AD 制造商全称:Analog Devices 功能描述:SHARC Processor
ADSP-21363SBSQ-ENG 制造商:AD 制造商全称:Analog Devices 功能描述:SHARC Processor
ADSP-21363SBSQZENG 制造商:AD 制造商全称:Analog Devices 功能描述:SHARC Processor
ADSP-21363SCSQ-ENG 制造商:AD 制造商全称:Analog Devices 功能描述:SHARC Processor