参数资料
型号: ADSP-21363KSWZ-1AA
厂商: Analog Devices Inc
文件页数: 45/60页
文件大小: 0K
描述: IC DSP 32BIT 333MHZ EPAD 144LQFP
产品培训模块: SHARC Processor Overview
标准包装: 1
系列: SHARC®
类型: 浮点
接口: DAI,SPI
时钟速率: 333MHz
非易失内存: ROM(512 kB)
芯片上RAM: 384kB
电压 - 输入/输出: 3.30V
电压 - 核心: 1.20V
工作温度: 0°C ~ 70°C
安装类型: 表面贴装
封装/外壳: 144-LQFP 裸露焊盘
供应商设备封装: 144-LQFP(20x20)
包装: 托盘
ADSP-21362/ADSP-21363/ADSP-21364/ADSP-21365/ADSP-21366
JTAG Test Access Port and Emulation
Table 41. JTAG Test Access Port and Emulation
Parameter
Min
Max
Unit
Timing Requirements
t TCK
t STAP
t HTAP
t SSYS 1
TCK Period
TDI, TMS Setup Before TCK High
TDI, TMS Hold After TCK High
System Inputs Setup Before TCK High
t CK
5
6
7
ns
ns
ns
ns
t HSYS
1
System Inputs Hold After TCK High
18
ns
t TRSTW
TRST Pulse Width
4 × t CK
ns
Switching Characteristics
t DSYS
t DTDO
2
TDO Delay from TCK Low
System Outputs Delay After TCK Low
7
t CK ÷ 2 + 7
ns
ns
1
2
System Inputs = ADDR15–0, SPIDS, CLK_CFG1–0, RESET, BOOT_CFG1–0, MISO, MOSI, SPICLK, DAI_Px, and FLAG3–0.
System Outputs = MISO, MOSI, SPICLK, DAI_Px, ADDR15–0, RD, WR, FLAG3–0, EMU, and ALE.
t TCK
TCK
TMS
TDI
TDO
t DTDO
t STAP
t SSYS
t HTAP
t HSYS
SYSTEM
INPUTS
t DSYS
SYSTEM
OUTPUTS
Figure 36. IEEE 1149.1 JTAG Test Access Port
Rev. J |
Page 45 of 60 |
July 2013
相关PDF资料
PDF描述
ADSP-BF537KBCZ-6AV IC DSP CTLR 16BIT 182CSPBGA
V300A2E160BL CONVERTER MOD DC/DC 2V 160W
ADSP-2191MKSTZ-160 IC DSP CONTROLLER 16BIT 144LQFP
MLP2012S2R2T INDUCTOR MULTILAYER 2.2UH 0805
10090098-S254VLF DSUB STR 25POS SOCKET
相关代理商/技术参数
参数描述
ADSP-21363SBBC-ENG 制造商:AD 制造商全称:Analog Devices 功能描述:SHARC Processor
ADSP-21363SBBCZENG 制造商:AD 制造商全称:Analog Devices 功能描述:SHARC Processor
ADSP-21363SBSQ-ENG 制造商:AD 制造商全称:Analog Devices 功能描述:SHARC Processor
ADSP-21363SBSQZENG 制造商:AD 制造商全称:Analog Devices 功能描述:SHARC Processor
ADSP-21363SCSQ-ENG 制造商:AD 制造商全称:Analog Devices 功能描述:SHARC Processor