- 您现在的位置：买卖IC网 > PDF目录298814 > ADUC845BCPZ8-3 (ANALOG DEVICES INC) 8-BIT, FLASH, 12.58 MHz, MICROCONTROLLER, QCC56 PDF资料下载
参数资料
| 型号： | ADUC845BCPZ8-3 |
| 厂商： | ANALOG DEVICES INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, FLASH, 12.58 MHz, MICROCONTROLLER, QCC56 |
| 封装： | 8 X 8 MM, LEAD FREE, MO-220-VLLD-2, LFCSP-56 |
| 文件页数： | 37/108页 |
| 文件大小： | 1940K |
| 代理商： | ADUC845BCPZ8-3 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页当前第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页
ADuC845/ADuC847/ADuC848
Rev. B | Page 34 of 108
s
ated digital output words from the Sinc3 filter,
cluded. As
DC so that
incor-
excellent dc offset and offset
ce are
ODE.3). Setting this bit to 1 (logic
h
CAL
The
/ADuC847/ADuC848 incorporate four calibration
mod
ADC
befo
b
(AD
uring-
speci
rese
dow
SFR
section. Once a user initiates a calibration procedure, the factory
FRs are overwritten.
the ADC enable
ired
may
a
system calibration facilities. For full calibration to occur on the
selected ADC, the calibration logic must record the modulator
.
ration conversion is stored in the offset
esult of the
n
r
zero-scale and system full-scale
parts, the coefficients are normalized before
t
-
e
ed, causing a NOXREF flag during a calibration, the
ce.
Internal Calibration Example
With chop e
should
never be required, although a full-scale or gain calibration may
be required. However, if a full internal calibration is required,
the procedure should be to select a PGA gain of 1 (±2.56 V) and
perform a zero-scale calibration (MD2...0 = 100B in the
ADCMODE register). Next, select and perform full-scale
calibration by setting MD2...0 = 101B in the ADCMODE SFR.
Now select the desired PGA range and perform a zero-scale
calibration again (MD2..0 = 100B in ADCMODE) at the new
PGA range. The reason for the double zero-scale calibration is
that the internal calibration procedure for full-scale calibration
automatically selects the reference in voltage at PGA = 1.
enabled for any SF word that yields an ADC throughput that i
less than 20 Hz with chop enabled (SF ≥ 68 decimal).
ADC CHOPPING
The ADCs on the ADuC845/ADuC847/ADuC848 implement a
chopping scheme whereby the ADC repeatedly reverses its
inputs. The decim
therefore, have a positive and negative offset term in
a result, a final summing stage is included in each A
each output word from the filter is summed and averaged with
the previous filter output to produce a new valid output result
to be written to the ADC data SFRs. The ADC throughput or
update rate is listed in Table 29. The chopping scheme
porated into the parts results in
drift specifications, and is extremely beneficial in applications
where drift, noise rejection, and optimum EMI performan
important. ADC chop can be disabled via the chop bit in the
ADCMODE SFR (ADCM
hig ) disables chop mode.
IBRATION
ADuC845
es that can be programmed via the mode bits in the
MODE SFR detailed in Table 24. Every part is calibrated
re it leaves the factory. The resulting offset and gain
cali ration coefficients for both the primary and auxiliary
uC845 only) ADCs are stored on-chip in manufact
fic Flash/EE memory locations. At power-on or after a
t, these factory calibration registers are automatically
nloaded to the ADC calibration registers in the part’s
space. To facilitate user calibration, each of the primary and
auxiliary (ADuC845 only) ADCs have dedicated calibration
control SFRs, which are described in the ADC SFR Interface
calibration values that were initially downloaded during the
power-on sequence to the ADC calibration S
The ADC to be calibrated must be enabled via
bits in the ADCMODE register.
Even though an internal offset calibration mode is described in
this section, note that the ADCs can be chopped. This chopping
scheme inherently minimizes offset errors and means that an
offset calibration should never be required. Also, because
factory 5 V/25°C gain calibration coefficients are automatically
present at power-on, an internal full-scale calibration is requ
only if the part is operated at 3 V or at temperatures significantly
different from 25°C.
If the part is operated in chop disabled mode, a calibration
need to be done with every gain range change that occurs vi
the PGA.
The ADuC845/ADuC847/ADuC848 each offer internal or
output for two input conditions: zero-scale and full-scale points
These points are derived by performing a conversion on the
different input voltages (zero-scale and full-scale) provided to the
input of the modulator during calibration. The result of the
zero-scale calib
calibration registers for the appropriate ADC. The r
full-scale calibration conversion is stored in the gain calibratio
registers for the appropriate ADC. With these readings, the
calibration logic can calculate the offset and the gain slope fo
the input-to-output transfer function of the converter.
During an internal zero-scale or full-scale calibration, the
respective zero-scale input or full-scale input is automatically
connected to the ADC inputs internally. A system calibration,
however, expects the system
voltages to be applied externally to the ADC pins by the user
before the calibration mode is initiated. In this way, external
errors are taken into account and minimized. Note that all
ADuC845/ADuC847/ADuC848 ADC calibrations are carried
out at the user-selected SF word update rate. To optimize
calibration accuracy, it is recommended that the slowest possible
update rate be used.
Internally in the
being used to scale the words coming out of the digital filter.
The offset calibration coefficient is subtracted from the result
prior to the multiplication by the gain coefficient.
From an operational point of view, a calibration should be
treated just like an ordinary ADC conversion. A zero-scale
calibration (if required) should always be carried out before a
full-scale calibration. System software should monitor the
relevant ADC RDY0/1 bit in the ADCSTAT SFR to determine
the end of calibration by using a polling sequence or an interrup
driven routine. If required, the NOEXREF0/1 bits can be moni
tored to detect unconnected or low voltage errors in the referenc
during conversion. In the event of the reference becoming
disconnect
calibration is immediately halted and no write to the calibration
SFRs takes pla
nabled, a zero-scale or offset calibration
相关PDF资料 |
PDF描述 |
|---|---|
| ADUM2401ARWZ-RL | SPECIALTY ANALOG CIRCUIT, PDSO16 |
| AE101MD1CQ | TOGGLE SWITCH, SPDT, LATCHED, 2A, 30VDC, THROUGH HOLE-STRAIGHT |
| AE105SD1CB | TOGGLE SWITCH, SPDT, MOMENTARY, 0.02A, 20VDC, THROUGH HOLE-STRAIGHT |
| AE108MD1AQ | TOGGLE SWITCH, SPDT, MOMENTARY, 2A, 30VDC, THROUGH HOLE-RIGHT ANGLE |
| 5-1437556-7 | TOGGLE SWITCH, SPDT, MOMENTARY, 2A, 30VDC, THROUGH HOLE-RIGHT ANGLE |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADUC845BCPZ8-5 | 功能描述:IC MCU FLASH 24BIT ADC 56LFCSP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC8xx 标准包装:38 系列:Encore!® XP® 核心处理器:eZ8 芯体尺寸:8-位 速度:5MHz 连通性:IrDA，UART/USART 外围设备:欠压检测/复位，LED，POR，PWM，WDT 输入/输出数:16 程序存储器容量:4KB（4K x 8） 程序存储器类型:闪存 EEPROM 大小:- RAM 容量:1K x 8 电压 - 电源 (Vcc/Vdd):2.7 V ~ 3.6 V 数据转换器:- 振荡器型:内部 工作温度:-40°C ~ 105°C 封装/外壳:20-SOIC（0.295"，7.50mm 宽） 包装:管件 其它名称:269-4116Z8F0413SH005EG-ND |
| ADUC845BS62-3 | 制造商:Analog Devices 功能描述:MCU 8-Bit ADuC8xx 8052 CISC 62KB Flash 3.3V/5V 52-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:8BIT CISC 62KB FLASH 12.85MHZ 3.3V 52MQFP - Bulk |
| ADUC845BS62-5 | 制造商:Analog Devices 功能描述:MCU 8-bit ADuC8xx 8052 CISC 62KB Flash 3.3V/5V 52-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:8BIT CISC 62KB FLASH 12.85MHZ 5V 52MQFP - Bulk 制造商:Analog Devices 功能描述:IC MICROCONTROLLER |
| ADUC845BS8-3 | 制造商:Analog Devices 功能描述: |
| ADUC845BS8-5 | 制造商:Analog Devices 功能描述:MCU 8-bit ADuC8xx 8052 CISC 62KB Flash 3.3V/5V 52-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:8BIT CISC 62KB FLASH 12.85MHZ 5V 52MQFP - Bulk |
发布紧急采购，3分钟左右您将得到回复。