- 您现在的位置：买卖IC网 > PDF目录294980 > AGL10002-FFGG256 FPGA, 1000000 GATES, 200 MHz, PBGA144 PDF资料下载
参数资料
| 型号： | AGL10002-FFGG256 |
| 元件分类： | FPGA |
| 英文描述： | FPGA, 1000000 GATES, 200 MHz, PBGA144 |
| 封装： | 13 X 13 MM, 1 MM PITCH, ROHS COMPLIANT, FBGA-144 |
| 文件页数： | 121/204页 |
| 文件大小： | 2800K |
| 代理商： | AGL10002-FFGG256 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页当前第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页第175页第176页第177页第178页第179页第180页第181页第182页第183页第184页第185页第186页第187页第188页第189页第190页第191页第192页第193页第194页第195页第196页第197页第198页第199页第200页第201页第202页第203页第204页
IGLOO Low-Power Flash FPGAs with Flash*Freeze Technology
A d v an c ed v0 . 1
2-9
Clock Resources (VersaNets)
IGLOO devices offer powerful and flexible control of
circuit timing through the use of analog circuitry. Each
chip has up to six CCCs. The west CCC also contains a
phase-locked loop (PLL) core, delay lines, a phase shifter
(0°, 90°, 180°, 270°), and clock multipliers/dividers. Each
CCC has all the circuitry needed for the selection and
interconnection of inputs to the VersaNet global
network. The east and west CCCs each have access to
three VersaNet global lines on each side of the chip (six
total lines). The CCCs at the four corners each have access
to three quadrant global lines in each quadrant of the
chip (except AGL030).
Advantages of the VersaNet Approach
One of the architectural benefits of IGLOO is the set of
powerful and low-delay VersaNet global networks.
IGLOO offers six chip (main) global networks that are
distributed from the center of the FPGA array (Figure 2-9
on page 2-10). In addition, IGLOO devices have three
regional globals in each of the four chip quadrants. Each
core VersaTile has access to nine global network
resources: three quadrant and six chip (main) global
networks, and a total of 18 globals on the device. Each of
these networks contains spines and ribs that reach all the
VersaTiles in the quadrants (Figure 2-10 on page 2-11).
This flexible VersaNet global network architecture allows
users to map up to 144 different internal/external clocks
in a IGLOO device. Details on the VersaNet networks are
given in Table 2-2 on page 2-11. The flexible use of the
IGLOO VersaNet global network allows the designer to
address several design requirements. User applications
that
are
clock-resource-intensive
can
easily
route
external or gated internal clocks using VersaNet global
routing networks. Designers can also drastically reduce
delay penalties and minimize resource usage by mapping
critical,
high-fanout
nets
to
the
VersaNet
global
network.
In AGL030 devices, all six VersaNets are driven from three
southern I/Os, located toward the east and west sides.
Each of these tiles can be configured to select a central
I/O on its respective side or an internal routed signal as
the input signal. The AGL030 does not support any clock
conditioning circuitry, nor does it contain the VersaNet
global network concept of top and bottom spines.
VersaNet Global Networks and Spine Access
The IGLOO architecture contains a total of 18 segmented
global networks that can access the VersaTiles, SRAM,
and I/O tiles of the IGLOO device. There are nine global
network resources in each device quadrant: three
quadrant globals and six chip (main) global networks.
Each device has a total of 18 globals. These VersaNet
global networks offer fast, low-skew routing resources
for high-fanout nets, including clock signals. In addition,
these highly segmented global networks offer users the
flexibility to create low-skew local networks using spines
for up to 144internal/external clocks (in an AGL1000
device) or other high-fanout nets in IGLOO devices.
Optimal usage of these low-skew networks can result in
significant improvement in design performance on
IGLOO devices.
The nine spines available in a vertical column reside in
global networks with two separate regions of scope: the
quadrant global network, which has three spines, and
the chip (main) global network, which has six spines.
Note that there are three quadrant spines in each
quadrant of the device (except for AGL030). There are
four quadrant global network regions per device
The spines are the vertical branches of the global
network tree, shown in Figure 2-11 on page 2-12. Each
spine in a vertical column of a chip (main) global
network is further divided into two equal-length spine
segments: one in the top and one in the bottom half of
the die.
Each spine and its associated ribs cover a certain area of
the IGLOO device (the "scope" of the spine; see Figure 2-9
on page 2-10). Each spine is accessed by the dedicated
global network MUX tree architecture, which defines how
a particular spine is driven—either by the signal on the
global network from a CCC, for example, or by another
net defined by the user (Figure 2-12 on page 2-13).
Quadrant spines can be driven from user I/Os on the north
and south sides of the die. The ability to drive spines in the
quadrant global networks can have a significant effect on
system performance for high-fanout inputs to a design.
Details of the chip (main) global network spine-selection
MUX are presented in Figure 2-12 on page 2-13. The
spine drivers for each spine are located in the middle of
the die.
Quadrant spines are driven from a north or south rib.
Access to the top and bottom ribs is from the corner CCC
or from the I/Os on the north and south sides of the
device.
相关PDF资料 |
PDF描述 |
|---|---|
| AGL10002-FFGG484I | FPGA, 1000000 GATES, 200 MHz, PBGA484 |
| AGL10002-FFGG484 | FPGA, 1000000 GATES, 200 MHz, PBGA484 |
| AGL10002-FG144I | FPGA, 1000000 GATES, 200 MHz, PBGA144 |
| AGL10002-FG144 | FPGA, 1000000 GATES, 200 MHz, PBGA144 |
| AGL10002-FG256I | FPGA, 1000000 GATES, 200 MHz, PBGA144 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AGL1000V2-CS144 | 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:IGLOO Low-Power Flash FPGAs with Flash Freeze Technology |
| AGL1000V2-CS144ES | 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:IGLOO Low-Power Flash FPGAs with Flash Freeze Technology |
| AGL1000V2-CS144I | 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:IGLOO Low-Power Flash FPGAs with Flash Freeze Technology |
| AGL1000V2-CS144PP | 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:IGLOO Low-Power Flash FPGAs with Flash Freeze Technology |
| AGL1000V2-CS281 | 功能描述:IC FPGA 1KB FLASH 1M 281-CSP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA（现场可编程门阵列） 系列:IGLOO 标准包装:40 系列:SX-A LAB/CLB数:6036 逻辑元件/单元数:- RAM 位总计:- 输入/输出数:360 门数:108000 电源电压:2.25 V ~ 5.25 V 安装类型:表面贴装 工作温度:0°C ~ 70°C 封装/外壳:484-BGA 供应商设备封装:484-FPBGA（27X27） |
发布紧急采购，3分钟左右您将得到回复。