- 您现在的位置：买卖IC网 > PDF目录294980 > AGL10002-FFGG256 FPGA, 1000000 GATES, 200 MHz, PBGA144 PDF资料下载
参数资料
| 型号： | AGL10002-FFGG256 |
| 元件分类： | FPGA |
| 英文描述： | FPGA, 1000000 GATES, 200 MHz, PBGA144 |
| 封装： | 13 X 13 MM, 1 MM PITCH, ROHS COMPLIANT, FBGA-144 |
| 文件页数： | 175/204页 |
| 文件大小： | 2800K |
| 代理商： | AGL10002-FFGG256 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页当前第175页第176页第177页第178页第179页第180页第181页第182页第183页第184页第185页第186页第187页第188页第189页第190页第191页第192页第193页第194页第195页第196页第197页第198页第199页第200页第201页第202页第203页第204页
IGLOO Low-Power Flash FPGAs with Flash*Freeze Technology
2- 58
Advanced v0.1
Pin Descriptions
Supply Pins
GND
Ground
Ground supply voltage to the core, I/O outputs, and I/O
logic.
GNDQ
Ground (quiet)
Quiet ground supply voltage to input buffers of I/O
banks.
Within
the
package,
the
GNDQ
plane
is
decoupled from the simultaneous switching noise
originated from the output buffer ground domain. This
minimizes the noise transfer within the package and
improves input signal integrity. GNDQ must always be
connected to GND on the board.
VCC
Core Supply Voltage
Supply voltage to the FPGA core, nominally 1.5 V for
IGLOO V5 devices and 1.2 V or 1.5 V for IGLOO V2
devices. VCC is required for powering the JTAG state
machine in addition to VJTAG. Even when an IGLOO
device
is
in
bypass
mode
in
a
JTAG
chain
of
interconnected devices, both VCC and VJTAG must remain
powered to allow JTAG signals to pass through the
IGLOO device.
For IGLOO V2 devices, VCC can be switched dynamically
from 1.2 V to 1.5 V or vice versa. This allows in system
programming when VCC is at 1.5 V and the benefit of
low-power operation when VCC is at 1.2 V.
VCCIBx
I/O Supply Voltage
Supply voltage to the bank's I/O output buffers and I/O
logic. Bx is the I/O bank number. There are eight I/O
banks on IGLOO devices plus a dedicated VJTAG bank.
Each bank can have a separate VCCI connection. All I/Os
in a bank will run off the same VCCIBx supply. VCCI can be
1.5 V, 1.8 V, 2.5 V, or 3.3 V, nominal voltage. Unused I/O
banks should have their corresponding VCCI pins tied to
GND.
VMVx
I/O Supply Voltage (quiet)
Quiet supply voltage to the input buffers of each I/O
bank. x is the bank number. Within the package, the
VMV
plane
is
decoupled
from
the
simultaneous
switching noise originated from the output buffer VCCI
domain. This minimizes the noise transfer within the
package and improves input signal integrity. Each bank
must have at least one VMV connection, and no VMV
should be left unconnected. All I/Os in a bank run off the
same VMVx supply. VMV is used to provide a quiet supply
voltage to the input buffers of each I/O bank. VMVx can
be 1.5 V, 1.8 V, 2.5 V, or 3.3 V, nominal voltage. Unused I/O
banks should have their corresponding VMV pins tied to
GND. VMV and VCCI should be at the same voltage within
a given I/O bank. Used VMV pins must be connected to
the corresponding VCCI pins of the same bank (i.e., VMV0
to VCCIB0, VMV1 to VCCIB1, etc.).
VCCPLF
PLL Supply Voltage7
Supply voltage to analog PLL, nominally 1.5 V for IGLOO
V5 devices and 1.2 V or 1.5 V for IGLOO V2 devices. If
unused, VCCPLF should be tied to either the power supply
or GND.
VCOMPLF
PLL Ground7
Ground to analog PLL power supplies. Unused VCOMPLF
pins should be connected to GND.
VJTAG
JTAG Supply Voltage
IGLOO devices have a separate bank for the dedicated
JTAG pins. The JTAG pins can be run at any voltage from
1.5 V to 3.3 V (nominal). Isolating the JTAG power supply
in a separate I/O bank gives greater flexibility in supply
selection and simplifies power supply and PCB design. If
the JTAG interface is neither used nor planned for use,
the VJTAG pin together with the TRST pin could be tied to
GND. It should be noted that VCC is required to be
powered for JTAG operation; VJTAG alone is insufficient. If
an IGLOO device is in a JTAG chain of interconnected
boards, the board containing the IGLOO device can be
powered down, provided both VJTAG and VCC to the
IGLOO part remain powered; otherwise, JTAG signals will
not be able to transition the IGLOO device, even in
bypass mode.
Actel recommends that VPUMP and VJTAG power supplies
are kept separate with independent filtering capacitors
rather than supplying them from a common rail.
VPUMP
Programming Supply Voltage
IGLOO devices support single-voltage ISP programming
of
the
configuration
flash
and
FlashROM.
For
programming, VPUMP should be 3.3 V nominal. During
normal device operation, VPUMP can be left floating or
can be tied (pulled up) to any voltage between 0 V and
3.45 V. Programming power supply voltage (VPUMP)
range is 3.15 V to 3.45 V.
When the VPUMP pin is tied to ground, it will shut off the
charge pump circuitry, resulting in no sources of
oscillation from the charge pump circuitry.
For proper programming, 0.01 F and 0.33 F capacitors
(both rated at 16 V) are to be connected in parallel
across VPUMP and GND, and positioned as close to the
FPGA pins as possible.
7. The AGL030 device does not support this feature.
相关PDF资料 |
PDF描述 |
|---|---|
| AGL10002-FFGG484I | FPGA, 1000000 GATES, 200 MHz, PBGA484 |
| AGL10002-FFGG484 | FPGA, 1000000 GATES, 200 MHz, PBGA484 |
| AGL10002-FG144I | FPGA, 1000000 GATES, 200 MHz, PBGA144 |
| AGL10002-FG144 | FPGA, 1000000 GATES, 200 MHz, PBGA144 |
| AGL10002-FG256I | FPGA, 1000000 GATES, 200 MHz, PBGA144 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AGL1000V2-CS144 | 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:IGLOO Low-Power Flash FPGAs with Flash Freeze Technology |
| AGL1000V2-CS144ES | 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:IGLOO Low-Power Flash FPGAs with Flash Freeze Technology |
| AGL1000V2-CS144I | 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:IGLOO Low-Power Flash FPGAs with Flash Freeze Technology |
| AGL1000V2-CS144PP | 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:IGLOO Low-Power Flash FPGAs with Flash Freeze Technology |
| AGL1000V2-CS281 | 功能描述:IC FPGA 1KB FLASH 1M 281-CSP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA（现场可编程门阵列） 系列:IGLOO 标准包装:40 系列:SX-A LAB/CLB数:6036 逻辑元件/单元数:- RAM 位总计:- 输入/输出数:360 门数:108000 电源电压:2.25 V ~ 5.25 V 安装类型:表面贴装 工作温度:0°C ~ 70°C 封装/外壳:484-BGA 供应商设备封装:484-FPBGA（27X27） |
发布紧急采购，3分钟左右您将得到回复。