- 您现在的位置：买卖IC网 > PDF目录294980 > AGL10002-FFGG256 FPGA, 1000000 GATES, 200 MHz, PBGA144 PDF资料下载
参数资料
| 型号： | AGL10002-FFGG256 |
| 元件分类： | FPGA |
| 英文描述： | FPGA, 1000000 GATES, 200 MHz, PBGA144 |
| 封装： | 13 X 13 MM, 1 MM PITCH, ROHS COMPLIANT, FBGA-144 |
| 文件页数： | 183/204页 |
| 文件大小： | 2800K |
| 代理商： | AGL10002-FFGG256 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页第175页第176页第177页第178页第179页第180页第181页第182页当前第183页第184页第185页第186页第187页第188页第189页第190页第191页第192页第193页第194页第195页第196页第197页第198页第199页第200页第201页第202页第203页第204页
IGLOO Low-Power Flash FPGAs with Flash*Freeze Technology
1- 2
A dvanced v0. 1
security allow for secure, remote field updates over
public networks such as the Internet, and ensure that
valuable IP remains out of the hands of system
overbuilders, system cloners, and IP thieves. The contents
of a programmed IGLOO device cannot be read back,
although secure design verification is possible.
Security, built into the FPGA fabric, is an inherent
component of the IGLOO family. The flash cells are
located beneath seven metal layers, and many device
design and layout techniques have been used to make
invasive attacks extremely difficult. The IGLOO family,
with FlashLock and AES security, is unique in being highly
resistant to both invasive and noninvasive attacks. Your
valuable IP is protected and secure, making remote ISP
possible.
An
IGLOO
device
provides
the
most
impenetrable security for programmable logic designs.
Single Chip
Flash-based FPGAs store their configuration information
in
on-chip
flash
cells.
Once
programmed,
the
configuration data is an inherent part of the FPGA
structure, and no external configuration data needs to
be loaded at system power-up (unlike SRAM-based
FPGAs). Therefore, flash-based IGLOO FPGAs do not
require
system
configuration
components
such
as
EEPROMs
or
microcontrollers
to
load
device
configuration data. This reduces bill-of-materials costs
and PCB area, and increases security and system
reliability.
Live at Power-Up
The Actel flash-based IGLOO devices support Level 0 of
the LAPU classification standard. This feature helps in
system component initialization, execution of critical
tasks before the processor wakes up, setup and
configuration of memory blocks, clock generation, and
bus activity management. The LAPU feature of flash-
based IGLOO devices greatly simplifies total system
design and reduces total system cost, often eliminating
the need for CPLDs and clock generation PLLs that are
used for these purposes in a system. In addition, glitches
and brownouts in system power will not corrupt the
IGLOO device's flash configuration, and unlike SRAM-
based FPGAs, the device will not have to be reloaded
when system power is restored. This enables the
reduction or complete removal of the configuration
PROM, expensive voltage monitor, brownout detection,
and clock generator devices from the PCB design. Flash-
based IGLOO devices simplify total system design and
reduce cost and design risk while increasing system
reliability and improving system initialization time.
IGLOO flash FPGAs allow the user to quickly enter and
exit Flash*Freeze mode. This is done almost instantly
(within 1 s) and the device retains configuration and
data in registers and RAM. Unlike SRAM-based FPGAs
the device does not need to reload configuration and
design state from external memory components; instead
it retains all necessary information to resume operation
immediately.
Reduced Cost of Ownership
Advantages to the designer extend beyond low unit cost,
performance, and ease of use. Unlike SRAM-based
FPGAs, Flash-based IGLOO devices allow all functionality
to be live at power-up; no external boot PROM is
required. On-board security mechanisms prevent access
to all the programming information and enable secure
remote updates of the FPGA logic. Designers can
perform secure remote in-system reprogramming to
support future design iterations and field upgrades with
confidence that valuable intellectual property cannot be
compromised or copied. Secure ISP can be performed
using the industry-standard AES algorithm. The IGLOO
family device architecture mitigates the need for ASIC
migration at higher user volumes. This makes the IGLOO
family
a
cost-effective
ASIC
replacement
solution,
especially
for
applications
in
the
consumer,
networking/communications, computing, and avionics
markets.
Refer to the "I/O Power-Up and Supply Voltage
Industrial)" section on page 3-4 for more information.
Firm Errors
Firm errors occur most commonly when high-energy
neutrons, generated in the upper atmosphere, strike a
configuration cell of an SRAM FPGA. The energy of the
collision can change the state of the configuration cell
and thus change the logic, routing, or I/O behavior in an
unpredictable way. These errors are impossible to
prevent in SRAM FPGAs. The consequence of this type of
error can be a complete system failure. Firm errors do
not exist in the configuration memory of IGLOO flash-
based FPGAs. Once it is programmed, the flash cell
configuration element of IGLOO FPGAs cannot be
altered by high-energy neutrons and is therefore
immune to them. Recoverable (or soft) errors occur in
the user data SRAM of all FPGA devices. These can easily
be mitigated by using error detection and correction
(EDAC) circuitry built into the FPGA fabric.
Advanced Flash Technology
The IGLOO family offers many benefits, including
nonvolatility
and
reprogrammability
through
an
advanced flash-based, 130-nm LVCMOS process with
seven layers of metal. Standard CMOS design techniques
are used to implement logic and control functions. The
combination of fine granularity, enhanced flexible
routing resources, and abundant flash switches allows
for very high logic utilization without compromising
相关PDF资料 |
PDF描述 |
|---|---|
| AGL10002-FFGG484I | FPGA, 1000000 GATES, 200 MHz, PBGA484 |
| AGL10002-FFGG484 | FPGA, 1000000 GATES, 200 MHz, PBGA484 |
| AGL10002-FG144I | FPGA, 1000000 GATES, 200 MHz, PBGA144 |
| AGL10002-FG144 | FPGA, 1000000 GATES, 200 MHz, PBGA144 |
| AGL10002-FG256I | FPGA, 1000000 GATES, 200 MHz, PBGA144 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AGL1000V2-CS144 | 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:IGLOO Low-Power Flash FPGAs with Flash Freeze Technology |
| AGL1000V2-CS144ES | 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:IGLOO Low-Power Flash FPGAs with Flash Freeze Technology |
| AGL1000V2-CS144I | 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:IGLOO Low-Power Flash FPGAs with Flash Freeze Technology |
| AGL1000V2-CS144PP | 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:IGLOO Low-Power Flash FPGAs with Flash Freeze Technology |
| AGL1000V2-CS281 | 功能描述:IC FPGA 1KB FLASH 1M 281-CSP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA（现场可编程门阵列） 系列:IGLOO 标准包装:40 系列:SX-A LAB/CLB数:6036 逻辑元件/单元数:- RAM 位总计:- 输入/输出数:360 门数:108000 电源电压:2.25 V ~ 5.25 V 安装类型:表面贴装 工作温度:0°C ~ 70°C 封装/外壳:484-BGA 供应商设备封装:484-FPBGA（27X27） |
发布紧急采购，3分钟左右您将得到回复。