- 您现在的位置：买卖IC网 > PDF目录362733 > Enhanced Am486 dx2 (Advanced Micro Devices, Inc.) High-Performance Design On-Chip Integration Complete 32-Bit Architecture Micrprocessor(高性能单片32位微处理器) PDF资料下载
参数资料
| 型号： | Enhanced Am486 dx2 |
| 厂商： | Advanced Micro Devices, Inc. |
| 英文描述： | High-Performance Design On-Chip Integration Complete 32-Bit Architecture Micrprocessor(高性能单片32位微处理器) |
| 中文描述： | 高性能设计的片上集成完整的32位架构Micrprocessor（高性能单片32位微处理器） |
| 文件页数： | 54/69页 |
| 文件大小： | 1068K |
| 代理商： | ENHANCED AM486 DX2 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页当前第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页
Enhanced Am486 Microprocessor
AMD
54
PRELIMINARY
n
STn (bits 30–29):Read Only, available only in write-
back mode when Ext=1 in TR5. STn returns the sta-
tus of the set (ST3, ST2, ST1, or ST0) specified by
the TR5 Set State field (bits 18–17) during cache
look-ups. Returned values are:
— 00 = invalid
— 01 = exclusive
— 10 = modified
— 11 = shared.
n
ST3 (bits 27–26): Read Only, available only in write-
back mode when Ext=1 in TR5. ST3 returns the sta-
tus of Set 3 during cache look-ups. Returned values
are:
— 00 = invalid
— 01 = exclusive
— 10 = modified
— 11 = shared
n
ST2 (bits 25–24):Read Only, available only in write-
back mode when Ext=1 in TR5. ST2 returns the sta-
tus of Set 2 during cache look-ups. Returned values
are:
— 00 = invalid
— 01 = exclusive
— 10 = modified
— 11 = shared
n
ST1 (bits 23–22):Read Only, available only in write-
back mode when Ext=1 in TR5. ST1 returns the sta-
tus of Set 1 during cache look-ups. Returned values
are:
— 00 = invalid
— 01 = exclusive
— 10 = modified
— 11 = shared
n
ST0 (bits 21–20): Read Only, available only in write-
back mode when Ext=1 in TR5. ST0 returns the sta-
tus of Set 0 during cache look-ups. Returned values
are:
— 00 = invalid
— 01 = exclusive
— 10 = modified
— 11 = shared
n
Valid (bit 10):Read/Write, independent of the Ext bit
in TR5. This is the Valid bit for the accessed entry.
On a cache look-up, Valid is a copy of one of the bits
reported in bits 6–3. On a cache write in write-
through mode, Valid becomes the new valid bit for
the selected entry and set. In write-back mode, writ-
ing to the Valid bit has no effect and is ignored; the
Set State bit locations in TR5 are used to set the
valid bit for the selected entry and set.
n
LRU (bits 9–7):Read Only, independent of the Ext
bit in TR5. On a cache look-up, these are the three
LRU bits of the accessed set. On a cache write,
these bits are ignored; the LRU bits in the cache are
updated by the pseudo-LRU cache replacement al-
gorithm. Write operations to these locations have
no effect on the device.
n
Valid (bits 6–3):Read Only, independent of the Ext
bit in TR5. On a cache look-up, these are the four
Valid bits of the accessed set. In write-back mode,
these valid bits are set if a cache set is in the exclu-
sive, modified, or shared state. Write operations to
these locations have no effect on the device.
8.2
This section includes a detailed description of the bit
fields in the TR4.
TR5 Definition
Note:
Bits listed in Tables 18 as Reserved or Not used
are not included in the descriptions.
n
Ext (bit 19):Read/Write, available only in write-back
mode. Ext, or extension, determines which bit fields
are defined for TR4: the address TAG field, or the
STn and ST3–ST0 status bit fields. In write-through
mode, the Ext bit is not accessible. The following
describes the two states of Ext:
— Ext = 0, bits 31–11 of TR4 contain the TAG ad-
dress
— Ext = 1, bits 30–29 of TR4 contain STn, bits 27–
20 contain ST3–ST0
n
Set State (bits 18–17): Read/Write, available only in
write-back mode. The Set State field is used to
change the MESI state of the set specified by the
Index and Entry bits. The state is set by writing one
of the following combinations to this field:
— 00 = invalid
— 01 = exclusive
— 10 = modified
— 11 = shared
n
Index (bits 10–4):Read/Write, independent of write-
through or write-back mode. Index selects one of the
128 sets.
n
Entry (bits 3–2): Read/Write, independent of write-
through or write-back mode. Entry selects between
one of the four entries in the set addressed by the
Set Select during a cache read or write. During
cache fill buffer writes or cache read buffer reads,
the value in the Entry field selects one of the four
doublewords in a cache line.
相关PDF资料 |
PDF描述 |
|---|---|
| Enhanced Am486 dx4 | High-Performance Design On-Chip Integration Complete 32-Bit Architecture Micrprocessor(高性能设计片上集成完全32位体系微处理器) |
| EO12 | IRDA INFRARED TRANSCEIVER |
| EOL-62L256 | HT62L256 EOL Notification |
| EP05FA20 | FRD |
| EP05Q03L | SBD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ENHSAURR8 | 制造商:Molex 功能描述:8 PORT MACHINE MOUNT SWITCH 制造商:Molex 功能描述:COMPUTERS, NETWORK SWITCHES CONNECTIVITY, No. of Ports:8, Data Rate Max:100Mbps, |
| ENHSDURR5 | 制造商:Molex 功能描述:COMPUTERS, NETWORK SWITCHES CONNECTIVITY, No. of Ports:5, Switch Mounting:DIN Ra 制造商:Molex 功能描述:ETHERNET DIN RAIL SWITCH 5PORT |
| ENHSDURR9 | 制造商:MOLEX/WOODHEAD 功能描述:Ethernet Network Switch 制造商:Molex 功能描述:ETHERNET NETWORK SWITCH, No. of Ports:9, Data Rate Max:100Mbps, Switch Mounting: |
| ENI-110 | 功能描述:冲压机与冲模 NON-IMPACT PUNCHDOWN TOOL RoHS:否 制造商:Souriau 大小: 产品:Dies 类型:Crimping 描述/功能: |
| ENICSF2811PBKA | 制造商:Texas Instruments 功能描述: |
发布紧急采购，3分钟左右您将得到回复。