- 您现在的位置：买卖IC网 > PDF目录362733 > Enhanced Am486 dx4 (Advanced Micro Devices, Inc.) High-Performance Design On-Chip Integration Complete 32-Bit Architecture Micrprocessor(高性能设计片上集成完全32位体系微处理器) PDF资料下载
参数资料
| 型号： | Enhanced Am486 dx4 |
| 厂商： | Advanced Micro Devices, Inc. |
| 英文描述： | High-Performance Design On-Chip Integration Complete 32-Bit Architecture Micrprocessor(高性能设计片上集成完全32位体系微处理器) |
| 中文描述： | 高性能设计的片上集成完整的32位架构Micrprocessor（高性能设计片上集成完全32位体系微处理器） |
| 文件页数： | 20/69页 |
| 文件大小： | 1068K |
| 代理商： | ENHANCED AM486 DX4 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页当前第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页
Enhanced Am486 Microprocessor
AMD
20
PRELIMINARY
4.6
The cache line replacement algorithm uses the stan-
dard Am486 CPU pseudo LRU (Least-Recently Used)
strategy. When a line must be placed in the internal
cache, the microprocessor first checks to see if there is
an invalid line available in the set. If no invalid line is
available, the LRU algorithm replaces the least-recently
used cache line in the four-way set with the new cache
line. If the cache line for replacement is modified, the
modified cache line is placed into the copy-back buffer
for copying back to external memory, and the new cache
line is placed into the cache. This copy-back ensures
that the external memory is updated with the modified
data upon replacement.
Cache Replacement Description
4.7
In computer systems, memory regions require specific
caching and memory write methods. For example,
some memory regions are non-cacheable while others
are cacheable but are write-through. To allow maximum
memory configuration, the microprocessor supports
specific memory region requirements. All bus masters,
such as DMA controllers, must reflect all data transfers
on the microprocessor local bus so that the micropro-
cessor can respond appropriately.
Memory Configuration
4.7.1
The Enhanced Am486 CPU caches data based on the
state of the CD and NW bits in CR0, in conjunction with
the KEN signal, at the time of a burst read access from
memory. If the WB/WT signal is Low during the first
BRDY, KEN meets the standard setup and hold require-
ments and the four 32-bit doublewords are still placed
in the cache. However, all cacheable accesses in this
mode are considered write-through. When the WB/WT
is High during the first BRDY, the entire four 32-bit dou-
bleword transfer considered write-back.
Cacheability
Note:
The CD bit in CR0 enables (0) or disables (1) the
internal cache. The NW bit in CR0 enables (0) or dis-
ables (1) write-through and snooping cycles. RESET
sets CD and NW to 1. Unlike RESET, however, SRESET
does not invalidate the cache nor does it modify the
values of CD and NW in CR0.
Table 5. MESI Cache Line Status
Situation
Line valid Yes
Modified Exclusive
Yes
Shared
Yes
Invalid
No
External
memory
is...
out-of-
date
valid
valid
status
unknown
A write to
this cache
line...
does not
go to the
bus
does not go
to the bus
goes to
the bus
and
updates
goes
directly to
the bus
4.7.2
If the CPU is operating in write-back mode (i.e., the WB/
WT pin was sampled High at RESET), the WB/WT pin
indicates whether an individual write access is executed as
write-through or write-back. The Enhanced Am486 micropro-
cessor does this on an access-by-access basis. Once the
cache line is in the cache, the STATUS bit is tested each time
the processor writes to the cache line or a tag compare results
in a hit during bus watching mode. If the WB/WT signal is
Low during the first BRDY of the cache line read access, the
cache line is considered a write-through access. Therefore,
all writes to this location in the cache are reflected on the ex-
ternal bus, even if the cache line is write protected.
Write-Through/Write-Back
4.8
Cache Functionality in Write-Back
Mode
The description of cache functionality in write-back
mode is divided into two sections: processor-initiated
cache functions and snooping actions.
4.8.1
Processor-Induced Actions and State
Transitions
The microprocessor contains two new buffers for use
with the MESI protocol support: the copy-back buffer
and the write-back buffer. The processor uses the copy-
back buffer for cache line replacement of modified lines.
The write-back buffer is used when an external bus mas-
ter hits a modified line in the cache during a snoop op-
eration and the cache line is designated for write-back
to main memory. Each buffer is four doublewords in size.
Figure 1 shows a diagram of the state transitions in-
duced by the local processor. When a read miss occurs,
the line selected for replacement remains in the modi-
fied state until overwritten. A copy of the modified line
is sent to the copy-back buffer to be written back after
replacement. When reload has successfully completed,
the line is set either to the exclusive or the shared state,
depending on the state of PWT and WB/WT signals.
Invalid
Shared
Modified
Exclusive
Read_Hit
Read_Miss
(WB/WT = 1)
(PWT = 0)
Read_Miss
[(WB/WT = 0) + (PWT = 1)]
Write_Hit
Write_Hit + Read_Hit
Note:
Write_Hit
generates external
bus cycle.
Read_Hit
+ Write_Hit
Figure 1. Processor-Induced Line Transitions in
Write-Back Mode
相关PDF资料 |
PDF描述 |
|---|---|
| EO12 | IRDA INFRARED TRANSCEIVER |
| EOL-62L256 | HT62L256 EOL Notification |
| EP05FA20 | FRD |
| EP05Q03L | SBD |
| EP05Q06 | SBD Type : EP05Q06 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ENHSAURR8 | 制造商:Molex 功能描述:8 PORT MACHINE MOUNT SWITCH 制造商:Molex 功能描述:COMPUTERS, NETWORK SWITCHES CONNECTIVITY, No. of Ports:8, Data Rate Max:100Mbps, |
| ENHSDURR5 | 制造商:Molex 功能描述:COMPUTERS, NETWORK SWITCHES CONNECTIVITY, No. of Ports:5, Switch Mounting:DIN Ra 制造商:Molex 功能描述:ETHERNET DIN RAIL SWITCH 5PORT |
| ENHSDURR9 | 制造商:MOLEX/WOODHEAD 功能描述:Ethernet Network Switch 制造商:Molex 功能描述:ETHERNET NETWORK SWITCH, No. of Ports:9, Data Rate Max:100Mbps, Switch Mounting: |
| ENI-110 | 功能描述:冲压机与冲模 NON-IMPACT PUNCHDOWN TOOL RoHS:否 制造商:Souriau 大小: 产品:Dies 类型:Crimping 描述/功能: |
| ENICSF2811PBKA | 制造商:Texas Instruments 功能描述: |
发布紧急采购，3分钟左右您将得到回复。