参数资料
型号: Enhanced Am486 dx4
厂商: Advanced Micro Devices, Inc.
英文描述: High-Performance Design On-Chip Integration Complete 32-Bit Architecture Micrprocessor(高性能设计片上集成完全32位体系微处理器)
中文描述: 高性能设计的片上集成完整的32位架构Micrprocessor(高性能设计片上集成完全32位体系微处理器)
文件页数: 25/69页
文件大小: 1068K
代理商: ENHANCED AM486 DX4
AMD
25
PRELIMINARY
Enhanced Am486 Microprocessor
4.8.3
The following scenarios describe the snooping actions
of an external bus master.
External Bus Master Snooping Actions
4.8.3.1
Scenario
: A snoop of the on-chip cache does not hit a
line, as shown in Figure 6.
Snoop Miss
Step 1 The microprocessor is placed in snooping
mode with HOLD. HLDA must be High for a
minimum of one clock cycle before EADS as-
sertion. In the fastest case, this means that
HOLD was asserted one clock cycle before the
HLDA response.
Step 2 EADS and INV are applied to the microprocessor. If
INV is 0, a read access caused the snooping cycle.
If INV is 1, a write access caused the snooping cycle.
Step 3 Two clock cycles after EADS was asserted, the
snooping signal HITM becomes valid. Because the
addressed line is not in the snooping cache, HITM is
1.
4.8.3.2
Scenario
: The snoop of the on-chip cache hits a line, and the
line is not modified (see Figure 7).
Snoop Hit to a Non-Modified Line
Step 1 The microprocessor is placed in snooping
mode with HOLD. HLDA must be High for a
minimum of one clock cycle before EADS as-
sertion. In the fastest case, this means that
HOLD was asserted one clock cycle before the
HLDA response.
Step 2 EADS and INV are applied to the microprocessor. If
INV is 0, a read access caused the snooping cycle.
If INV is 1, a write access caused the snooping cycle.
Step 3 Two clock cycles after EADS is asserted, HITM
becomes valid. In this case, HITM is 1.
4.8.4
Scenario
: Write-back accesses are always burst writes with
a length of four 32-bit words. For burst writes, the burst always
starts with the microprocessor line offset at 0. HOLD must be
deasserted before the write-back can be performed (see Fig-
ure 8).
Write-Back Case
Step 1 HOLD places the microprocessor in snooping
mode. HLDA must be High for a minimum of one
clock cycle before EADS assertion. In the fastest
case, this means that HOLD asserts one clock cy-
cle before the HLDA response.
Step 2 EADS and INV are asserted. If INV is 0, snooping
is caused by a read access. If INV is 1, snooping is
caused by a write access. EADS is not sampled
again until after the modified line is written back to
memory. It is detected again as early as in Step 11.
EADS
External
bus master’s
BOFF signal
Note:
The circled numbers in this figure represent the steps in section 4.8.4.
HLDA
Data
HOLD
HITM
ADS
INV
BRDY
BLAST
W/R
M/IO
CACHE
ADR
CLK
valid
n
n
n
n+4
n+8
n+12
n+1
valid
n
Figure 8. Snoop That Hits a Modified Line (Write-Back)
2
3
1
7
8
9
10
6
5
11
floating/three-stated
floating/three-stated
4
n+8
n+4
相关PDF资料
PDF描述
EO12 IRDA INFRARED TRANSCEIVER
EOL-62L256 HT62L256 EOL Notification
EP05FA20 FRD
EP05Q03L SBD
EP05Q06 SBD Type : EP05Q06
相关代理商/技术参数
参数描述
ENHSAURR8 制造商:Molex 功能描述:8 PORT MACHINE MOUNT SWITCH 制造商:Molex 功能描述:COMPUTERS, NETWORK SWITCHES CONNECTIVITY, No. of Ports:8, Data Rate Max:100Mbps,
ENHSDURR5 制造商:Molex 功能描述:COMPUTERS, NETWORK SWITCHES CONNECTIVITY, No. of Ports:5, Switch Mounting:DIN Ra 制造商:Molex 功能描述:ETHERNET DIN RAIL SWITCH 5PORT
ENHSDURR9 制造商:MOLEX/WOODHEAD 功能描述:Ethernet Network Switch 制造商:Molex 功能描述:ETHERNET NETWORK SWITCH, No. of Ports:9, Data Rate Max:100Mbps, Switch Mounting:
ENI-110 功能描述:冲压机与冲模 NON-IMPACT PUNCHDOWN TOOL RoHS:否 制造商:Souriau 大小: 产品:Dies 类型:Crimping 描述/功能:
ENICSF2811PBKA 制造商:Texas Instruments 功能描述: