参数资料
型号: EP20K60EFC484-2
厂商: ALTERA CORP
元件分类: PLD
英文描述: LOADABLE PLD, PBGA484
封装: 23 X 23 MM, 1 MM PITCH, FINE LINE, BGA-484
文件页数: 102/114页
文件大小: 4116K
代理商: EP20K60EFC484-2
IGLOO nano DC and Switching Characteristics
2- 74
Advance v0.2
Table 2-95 RAM512X18
Commercial-Case Conditions: TJ = 70°C, Worst-Case VCC = 1.425 V
Parameter
Description
Std. Units
tAS
Address setup time
0.83
ns
tAH
Address hold time
0.16
ns
tENS
REN_B, WEN_B setup time
0.73
ns
tENH
REN_B, WEN_B hold time
0.08
ns
tDS
Input data (DI) setup time
0.71
ns
tDH
Input data (DI) hold time
0.36
ns
tCKQ1
Clock HIGH to new data valid on DO (output retained, WMODE = 0)
4.21
ns
tCKQ2
Clock HIGH to new data valid on DO (pipelined)
1.71
ns
tC2CRWH
Address collision clk-to-clk delay for reliable read access after write on same address;
applicable to opening edge
0.35
ns
tC2CWRH
Address collision clk-to-clk delay for reliable write access after read on same address;
applicable to opening edge
0.42
ns
tRSTBQ
RESET_B LOW to data out LOW on DO (flow-through)
2.06
ns
RESET_B LOW to data out LOW on DO (pipelined)
2.06
ns
tREMRSTB
RESET_B removal
0.61
ns
tRECRSTB
RESET_B recovery
3.21
ns
tMPWRSTB
RESET_B minimum pulse width
0.68
ns
tCYC
Clock cycle time
6.24
ns
FMAX
Maximum frequency
160
MHz
Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating
values.
相关PDF资料
PDF描述
EP20K60EFC484-3 LOADABLE PLD, PBGA484
EP20K60EFC484 LOADABLE PLD, PBGA484
EP20K60EFC672-1 LOADABLE PLD, PBGA672
EP20K60EFC672-2 LOADABLE PLD, PBGA672
EP20K60EFC672-3 LOADABLE PLD, PBGA672
相关代理商/技术参数
参数描述
EP20K60EFI144-1ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K60EFI144-2ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K60EFI144-3ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K60EFI324-1ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K60EFI324-2ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA