收藏本站
参数资料
型号： EP20K60EFC484-2
厂商： ALTERA CORP
元件分类： PLD
英文描述： LOADABLE PLD, PBGA484
封装： 23 X 23 MM, 1 MM PITCH, FINE LINE, BGA-484
文件页数： 33/114页
文件大小： 4116K
代理商： EP20K60EFC484-2
IGLOO nano DC and Switching Characteristics
Ad vance v0.2
2-11
Table 2-16 Different Components Contributing to Dynamic Power Consumption in IGLOO nano Devices
For IGLOO nano V2 Devices, 1.2 V Core Supply Voltage
Parameter
Definition
Device-Specific Dynamic Power (W/MHz)
AGLN250 AGLN125 AGLN060 AGLN020 AGLN015 AGLN010
PAC1
Clock contribution of a Global Rib
7.07
5.96
PAC2
Clock contribution of a Global Spine
1.01
0.52
0.26
PAC3
Clock contribution of a VersaTile
row
0.52
PAC4
Clock contribution of a VersaTile
used as a sequential module
0.07
PAC5
First contribution of a VersaTile used
as a sequential module
0.045
PAC6
Second contribution of a VersaTile
used as a sequential module
0.186
PAC7
Contribution of a VersaTile used as a
combinatorial module
0.11
PAC8
Average contribution of a routing
net
0.45
PAC9
Contribution of an I/O input pin
(standard-dependent)
See Table 2-12 on page 2-9
PAC10
Contribution of an I/O output pin
(standard-dependent)
See Table 2-13 on page 2-9
PAC11
Average contribution of a RAM
block during a read operation
25.00
N/A
PAC12
Average contribution of a RAM
block during a write operation
30.00
N/A
PAC13
Dynamic contribution for PLL
2.10
N/A
Table 2-17 Different Components Contributing to the Static Power Consumption in IGLOO nano Devices
For IGLOO nano V2 Devices, 1.2 V Core Supply Voltage
Parameter
Definition
Device-Specific Static Power (mW)
AGLN250 AGLN125 AGLN060 AGLN020 AGLN015 AGLN010
PDC1
Array static power in Active mode
See Table 2-11 on page 2-8
PDC2
Array static power in Static (Idle)
mode
See Table 2-11 on page 2-8
PDC3
Array static power in Flash*Freeze
mode
See Table 2-8 on page 2-7
PDC4
2
Static PLL contribution
0.90
N/A
PDC5
Bank quiescent power
(VCCI-dependent)
See Table 2-11 on page 2-8
Notes:
1. For a different output load, drive strength, or slew rate, Actel recommends using the Actel power
spreadsheet calculator or the SmartPower tool in Actel Libero IDE.
2. Minimum contribution of the PLL when running at lowest frequency.
相关PDF资料
PDF描述
EP20K60EFC484-3 LOADABLE PLD, PBGA484
EP20K60EFC484 LOADABLE PLD, PBGA484
EP20K60EFC672-1 LOADABLE PLD, PBGA672
EP20K60EFC672-2 LOADABLE PLD, PBGA672
EP20K60EFC672-3 LOADABLE PLD, PBGA672
相关代理商/技术参数
参数描述
EP20K60EFI144-1ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K60EFI144-2ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K60EFI144-3ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K60EFI324-1ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K60EFI324-2ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*