参数资料
型号: EP20K60EFC484-2
厂商: ALTERA CORP
元件分类: PLD
英文描述: LOADABLE PLD, PBGA484
封装: 23 X 23 MM, 1 MM PITCH, FINE LINE, BGA-484
文件页数: 51/114页
文件大小: 4116K
代理商: EP20K60EFC484-2
IGLOO nano DC and Switching Characteristics
Ad vance v0.2
2-27
Applies to 1.2 V DC Core Voltage
Table 2-37 3.3 V LVTTL / 3.3 V LVCMOS Low Slew – Applies to 1.2 V DC Core Voltage
Commercial-Case Conditions: TJ = 70°C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 3.0 V
Drive Strength
Speed Grade
tDOUT
tDP
tDIN
tPY
tPYS
tEOUT
tZL
tZH
tLZ
tHZ
Units
2 mA
STD
1.55
5.23
0.26
0.99
1.14
1.10
4.56
3.93
2.25
2.56
ns
4 mA
STD
1.55
5.23
0.26
0.99
1.14
1.10
4.56
3.93
2.25
2.56
ns
6 mA
STD
1.55
4.21
0.26
0.99
1.14
1.10
3.81
3.42
2.48
2.97
ns
8 mA
STD
1.55
4.21
0.26
0.99
1.14
1.10
3.81
3.42
2.48
2.97
ns
Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating
values.
Table 2-38 3.3 V LVTTL / 3.3 V LVCMOS High Slew – Applies to 1.2 V DC Core Voltage
Commercial-Case Conditions: TJ = 70°C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 3.0 V
Drive Strength
Speed Grade
tDOUT
tDP
tDIN
tPY
tPYS
tEOUT
tZL
tZH
tLZ
tHZ
Units
2 mA
STD
1.55
3.49
0.26
0.99
1.14
1.10
2.91
2.33
2.24
2.68
ns
4 mA
STD
1.55
3.49
0.26
0.99
1.14
1.10
2.91
2.33
2.24
2.68
ns
6 mA
STD
1.55
2.81
0.26
0.99
1.14
1.10
2.53
2.01
2.48
3.10
ns
8 mA
STD
1.55
2.81
0.26
0.99
1.14
1.10
2.53
2.01
2.48
3.10
ns
Notes:
1. Software default selection highlighted in gray.
2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating
values.
相关PDF资料
PDF描述
EP20K60EFC484-3 LOADABLE PLD, PBGA484
EP20K60EFC484 LOADABLE PLD, PBGA484
EP20K60EFC672-1 LOADABLE PLD, PBGA672
EP20K60EFC672-2 LOADABLE PLD, PBGA672
EP20K60EFC672-3 LOADABLE PLD, PBGA672
相关代理商/技术参数
参数描述
EP20K60EFI144-1ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K60EFI144-2ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K60EFI144-3ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K60EFI324-1ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K60EFI324-2ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA