参数资料
型号: EP20K60EFC484-2
厂商: ALTERA CORP
元件分类: PLD
英文描述: LOADABLE PLD, PBGA484
封装: 23 X 23 MM, 1 MM PITCH, FINE LINE, BGA-484
文件页数: 43/114页
文件大小: 4116K
代理商: EP20K60EFC484-2
IGLOO nano DC and Switching Characteristics
2- 20
Advance v0.2
Summary of I/O Timing Characteristics – Default I/O Software Settings
Table 2-22 Summary of AC Measuring Points
Standard
Measuring Trip Point (Vtrip)
3.3 V LVTTL / 3.3 V LVCMOS
1.4 V
3.3 V LVCMOS Wide Range
1.4 V
2.5 V LVCMOS
1.2 V
1.8 V LVCMOS
0.90 V
1.5 V LVCMOS
0.75 V
1.2 V LVCMOS
0.60 V
1.2 V LVCMOS Wide Range
0.60 V
Table 2-23 I/O AC Parameter Definitions
Parameter
Parameter Definition
tDP
Data to Pad delay through the Output Buffer
tPY
Pad to Data delay through the Input Buffer
tDOUT
Data to Output Buffer delay through the I/O interface
tEOUT
Enable to Output Buffer Tristate Control delay through the I/O interface
tDIN
Input Buffer to Data delay through the I/O interface
tHZ
Enable to Pad delay through the Output Buffer—HIGH to Z
tZH
Enable to Pad delay through the Output Buffer—Z to HIGH
tLZ
Enable to Pad delay through the Output Buffer—LOW to Z
tZL
Enable to Pad delay through the Output Buffer—Z to LOW
tZHS
Enable to Pad delay through the Output Buffer with delayed enable—Z to HIGH
tZLS
Enable to Pad delay through the Output Buffer with delayed enable—Z to LOW
相关PDF资料
PDF描述
EP20K60EFC484-3 LOADABLE PLD, PBGA484
EP20K60EFC484 LOADABLE PLD, PBGA484
EP20K60EFC672-1 LOADABLE PLD, PBGA672
EP20K60EFC672-2 LOADABLE PLD, PBGA672
EP20K60EFC672-3 LOADABLE PLD, PBGA672
相关代理商/技术参数
参数描述
EP20K60EFI144-1ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K60EFI144-2ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K60EFI144-3ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K60EFI324-1ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K60EFI324-2ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA