- 您现在的位置：买卖IC网 > PDF目录261241 > IBM25EMPPC750EBUF2000 32-BIT, 200 MHz, RISC PROCESSOR, CBGA360 PDF资料下载
参数资料
| 型号： | IBM25EMPPC750EBUF2000 |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 200 MHz, RISC PROCESSOR, CBGA360 |
| 封装： | 25 X 25 MM, 1.27 MM PITCH, CERAMIC, BGA-360 |
| 文件页数： | 34/43页 |
| 文件大小： | 431K |
| 代理商： | IBM25EMPPC750EBUF2000 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页当前第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页
Preliminary and subject to change without notice
PPC740 and PPC750 Hardware Specifications
4 of 43
arithmetic
-- 3 cycle latency, 1 cycle throughput, single-precision multiply-add
-- 3 cycle latency, 1 cycle throughput, double-precision add
-- 4 cycle latency, 2 cycle throughput, double-precision multiply-add
-- Hardware support for divide
-- Hardware support for denormalized numbers
-- Time deterministic non-IEEE mode
System unit
-- Executes CR logical instructions and miscellaneous system instructions
-- Special register transfer instructions
Cache structure
-- 32K, 32-byte line, 8-way set associative instruction cache
-- 32K, 32-byte line, 8-way set associative data cache
-- Single-cycle cache access
-- Pseudo-LRU replacement
-- Copy-back or write-through data cache (on a page per page basis)
-- Supports all PowerPC memory coherency modes
-- Non-blocking instruction and data cache (one outstanding miss under hits)
-- No snooping of instruction cache
Memory management unit
-- 128 entry, 2-way set associative instruction TLB
-- 128 entry, 2-way set associative data TLB
-- Hardware reload for TLB's
-- 4 instruction BAT's and 4 data BATs
-- Virtual memory support for up to 4 exabytes (252) virtual memory
-- Real memory support for up to 4 gigabytes (232) of physical memory
Level 2 (L2) cache interface (not included on the PPC740)
-- Internal L2 cache controller and 4K-entry tags; external data SRAMs
-- 256K, 512K, and 1 Mbyte 2-way set associative L2 cache support
-- Copy-back or write-through data cache (on a page basis, or for all L2)
-- 64-byte(256K/512K) and 128-byte (l-Mbyte) sectored line size
-- Supports ow-through (reg-buf) synchronous burst SRAMs, pipelined
(reg-reg) synchronous burst SRAMs, and pipelined (reg-reg) late-write
synchronous burst SRAMs
-- Design supports Core-to-L2 frequency divisors of
÷1, ÷1.5, ÷2, ÷2.5, and ÷3.
However, this specication supports the L2 frequency range specied in
Section 3.1.2.4, “L2 Clock AC Specications“. For higher L2 frequencies not sup-
ported in this document, please contact your IBM marketing representative.
Bus interface
-- Compatible with 60x processor interface
相关PDF资料 |
PDF描述 |
|---|---|
| ICS2494AM-XXX | 135 MHz, VIDEO CLOCK GENERATOR, PDSO20 |
| ICS650R-14IT | 133.33 MHz, OTHER CLOCK GENERATOR, PDSO20 |
| ICS650R-14T | 133.33 MHz, OTHER CLOCK GENERATOR, PDSO20 |
| ICS840001AKI-34LF | 213.33 MHz, OTHER CLOCK GENERATOR, QCC16 |
| I2041AG-8TR | 40.4 MHz, OTHER CLOCK GENERATOR, PDSO8 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IBM25EMPPC750LEBA300 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:32-Bit Microprocessor |
| IBM25EMPPC750LEBA333 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:32-Bit Microprocessor |
| IBM25EMPPC750LEBA366 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:32-Bit Microprocessor |
| IBM25EMPPC750LEBA400 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:32-Bit Microprocessor |
| IBM25EMPPC750LEBA466 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:32-Bit Microprocessor |
发布紧急采购，3分钟左右您将得到回复。