IDT88P8342BHGI (IDT,) PDF资料下载 Datasheet(66/98 页)

您好，
买卖IC网欢迎您。
请登录
免费注册

您现在的位置：买卖IC网 > PDF目录4578 > IDT88P8342BHGI (IDT, Integrated Device Technology Inc)IC SPI3-SPI4 EXCHANGE 820-PBGA PDF资料下载

参数资料

型号：	IDT88P8342BHGI
厂商：	IDT, Integrated Device Technology Inc
文件页数：	66/98页
文件大小：	0K
描述：	IC SPI3-SPI4 EXCHANGE 820-PBGA
标准包装：	24
系列：	*
其它名称：	88P8342BHGI

IDT88P8342 SPI EXCHANGE 2 x SPI-3 TO SPI-4

INDUSTRIALTEMPERATURERANGE

APRIL 10, 2006

TABLE 86 - SPI-4 INGRESS LP TO LID MAP

(256 ENTRIES, ONE PER LP)

Field

Bits

Length

Initial Value

LID

5:0

0x00

PFP

7:6

0x0

ENABLE

0x0

9.4.1 Common module block base 0x0000 registers

SPI-4 ingress LP to LID maps (Block_base 0x0000

+ Register_offset 0x00 to 0xFF)

There are 256 SPI-4 ingress LP to LID maps for the SPI-4 ingress interface

at Block_base 0x0000. The SPI-4 ingress LP to LID maps have read and write

access.TheSPI-4ingressLPtoLIDmapsareusedtomapSPI-4ingresslogical

ports to logical identifiers used internally.

Data for an inactive LP having an entry in the calendar is forwarded to

LID0. Therefore all the LPs that have entries in the calendar tables should be

enabled.

LID

The LID programmed is associated to the LP with the same number

as the register address. Six bits support the 64 simultaneously active LIDs per

SPI-3 physical interface.

PFP

The PFP field is used to select among SPI-4 ingress to SPI-3 egress

Packet Processing Engines. The number in the PFP field selects the PFP

module to be used.

0x0=Select PFP Module A

0x1=Select PFP Module B

0x2=Reserved

0x3=Reserved

ENABLE The Enable is used to enable or disable the connection of an LP

to a LID.

0=LP is disabled

1=LP is enabled

9.4.2 Common module block base 0x0100 registers

SPI-4 ingress calendar_0 (Block_base 0x0100 +

Register_offset 0x00 to 0xFF)

TABLE 87 - SPI-4 INGRESS CALENDAR_0

(256 ENTRIES)

Field

Bits

Length

Initial Value

7:0

0xFF

The SPI-4 ingress calendar_0 is at Block_base 0x0100 and has read and

write access. When the SPI-4 ingress calendar_0 is selected, SPI-4 ingress

calendar_0 is in use. There are 256 entries in the SPI-4 ingress calendar_0

toscheduletheupdatingoftheFIFOstatuschannelLPstotheattacheddevice.

If less than the maximum 256 LPs are needed on the SPI-4 interface, the

calendar entries should be used for scheduling more frequent status updates

forhigher-speedLPs.Thevalueoftime-criticalLPsmustappearmultipletimes

in the table. For example, a multi-PHY SPI-4 could have OC-48 channels

appearinthecalendaratfourtimestherateofOC-12channels,sincethehigher

data rate of the OC-48 channels would benefit from more frequent FIFO status

channel updates. The LP field values range from 0x00 to 0xFF. The

IDT88P8342andtheattacheddevicemusthaveidenticalcalendarsforingress

and the attached egress device. The ingress and egress calendars of the

IDT88P8342 device do not have to match.

The LP value programmed schedules a status channel update

according to the calendar sequence.

9.4.3 Common module block base 0x0200 registers

SPI-4 ingress calendar_1 (Block_base 0x0200 +

Register_offset 0x00 to 0xFF)

TABLE 88 - SPI-4 INGRESS CALENDAR_1

(256 ENTRIES)

Field

Bits

Length

Initial Value

7:0

0xFF

The SPI-4 ingress calendar_1 is at Block_base 0x0200 and has read and

write access. When the SPI-4 ingress calendar_1 is selected, SPI-4 ingress

calendar_1 is in use. There are 256 entries in the SPI-4 ingress calendar_1