参数资料
| 型号： | ISL6324IRZ-T |
| 厂商： | Intersil |
| 文件页数： | 33/38页 |
| 文件大小： | 0K |
| 描述： | IC HYBRID CTRLR PWM DUAL 48-QFN |
| 标准包装： | 4,000 |
| 应用： | 控制器，AMD SVI |
| 输入电压： | 5 V ~ 12 V |
| 输出数： | 2 |
| 输出电压： | 最高 2V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-VFQFN 裸露焊盘 |
| 供应商设备封装： | 48-QFN（7x7） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页当前第33页第34页第35页第36页第37页第38页
ISL6324
R 1 = R FB ? --------------------------------------------
C 1 = --------------------------------------------
.
C ? ESR
L ? C – C ? ESR
L ? C – C ? ESR
R FB
must provide the transient energy until the regulator can
respond. Because it has a low bandwidth compared to the
switching frequency, the output filter limits the system
transient response. The output capacitors must supply or
sink load current while the current in the output inductors
increases or decreases to meet the demand.
C 2 = -----------------------------------------------------------------------------------------------------
HF ? ( L ? C ) ? R FB ? V P-P
( 2 ? π ) 2 ? f ? f
0
0.75 ? V IN
(EQ. 50)
In high-speed converters, the output capacitor bank is usually
the most costly (and often the largest) part of the circuit.
Output filter design begins with minimizing the cost of this part
V P-P ? ? 2 π ? ? f 0 ? f HF ? L ? C ? R FB
R C = ------------------------------------------------------------------------------------------
0.75 ? V ? ( 2 ? π ? f HF ? L ? C – 1 )
( 2 ? π ) 2 ? f 0 ? f HF ? ( L ? C ) ? R FB ? V P-P
2
? ?
IN
0.75 ? V IN ? ( 2 ? π ? f HF ? L ? C – 1 )
C C = -----------------------------------------------------------------------------------------------------
In the solutions to the compensation equations, there is a
single degree of freedom. For the solutions presented in
Equation 51, R FB is selected arbitrarily. The remaining
compensation components are then selected according to
Equation 51.
Where, L is the per-channel filter inductance divided by the
number of active channels; C is the sum total of all output
capacitors; ESR is the equivalent-series resistance of the
bulk output-filter capacitance; and V P-P is the peak-to-peak
sawtooth signal amplitude as described in “Electrical
of the circuit. The critical load parameters in choosing the
output capacitors are the maximum size of the load step, Δ I,
the load-current slew rate, di/dt, and the maximum allowable
output-voltage deviation under transient loading, Δ V MAX .
Capacitors are characterized according to their capacitance,
ESR, and ESL (equivalent series inductance).
At the beginning of the load transient, the output capacitors
supply all of the transient current. The output voltage will
initially deviate by an amount approximated by the voltage
drop across the ESL. As the load current increases, the
voltage drop across the ESR increases linearly until the load
current reaches its final value. The capacitors selected must
have sufficiently low ESL and ESR so that the total output
voltage deviation is less than the allowable maximum.
Neglecting the contribution of inductor current and regulator
response, the output voltage initially deviates by an amount
as shown in Equation 52:
Δ V ≈ ESL ? ----- + ESR ? Δ I
Output Filter Design
di
dt
(EQ. 52)
-------------------------------- > f 0
R C = R FB ? ----------------------------------------------------------
0.66 ? V
2 ? π ? V P-P ? R FB ? f 0
-------------------------------- ≤ f 0 < -------------------------------------
Case 1:
Case 2:
1
2 ? π ? L ? C
2 ? π ? f 0 ? V P-P ? L ? C
IN
0.66 ? V IN
C C = ------------------------------------------------------
1 1
2 ? π ? L ? C 2 ? π ? C ? ESR
The filter capacitor must have sufficiently low ESL and ESR
so that Δ V < Δ V MAX .
Most capacitor solutions rely on a mixture of high frequency
capacitors with relatively low capacitance in combination
with bulk capacitors having high capacitance but limited
high-frequency performance. Minimizing the ESL of the
high-frequency capacitors allows them to support the output
voltage as the current increases. Minimizing the ESR of the
bulk capacitors allows them to supply the increased current
V PP ? ( 2 ? π ) 2 ? f 02 ? L ? C
C C = ---------------------------------------------------------------------------------------
P-P ? R FB ?
( 2 ? π ) 2 ? f 2 ? V L ? C
0.66 ? V
R C = R FB ? -----------------------------------------------------------------
IN
0.66 ? V IN
0
(EQ. 51)
with less output voltage deviation.
The ESR of the bulk capacitors also creates the majority of
the output-voltage ripple. As the bulk capacitors sink and
source the inductor AC ripple current (see “Interleaving” on
page 11 and Equation 3), a voltage develops across the bulk
capacitor ESR equal to I C(P-P ) (ESR). Thus, once the output
f 0 > -------------------------------------
R C = R FB ? ----------------------------------------------
2 ? π ? V P-P ? R FB ? f 0 ? L
IN – N ? V OUT ? V OUT
? V ?
? ?
L ≥ ESR ? --------------------------------------------------------------------
Case 3:
1
2 ? π ? C ? ESR
2 ? π ? f 0 ? V P-P ? L
0.66 ? V IN ? ESR
0.66 ? V IN ? ESR ? C
C C = ------------------------------------------------------------------
capacitors are selected, the maximum allowable ripple
voltage, V P-P(MAX) , determines the lower limit on the
inductance.
(EQ. 53)
f S ? V IN ? V P-P(MAX)
The output inductors and the output capacitor bank together
to form a low-pass filter responsible for smoothing the
pulsating voltage at the phase nodes. The output filter also
33
Since the capacitors are supplying a decreasing portion of
the load current while the regulator recovers from the
transient, the capacitor voltage becomes slightly depleted.
FN6518.2
September 25, 2008
相关PDF资料 |
PDF描述 |
|---|---|
| LT1963AET-3.3#PBF | IC REG LDO 3.3V 1.5A TO220-5 |
| HIP6004BCVZA-T | IC CTRLR PWM VOLTAGE MON 20TSSOP |
| RYM28DTMT-S189 | CONN EDGECARD 56POS R/A .156 SLD |
| GBB65DHNR | CONN EDGECARD 130PS .050 DIP SLD |
| GBB65DHHR | CONN EDGECARD 130PS .050 DIP SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL6326AIRZ | 制造商:Rochester Electronics LLC 功能描述: 制造商:Intersil Corporation 功能描述: |
| ISL6326BCRZ | 功能描述:电流型 PWM 控制器 W/ANNEAL 4-PHS VR11 CNTRLR COM RoHS:否 制造商:Texas Instruments 开关频率:27 KHz 上升时间: 下降时间: 工作电源电压:6 V to 15 V 工作电源电流:1.5 mA 输出端数量:1 最大工作温度:+ 105 C 安装风格:SMD/SMT 封装 / 箱体:TSSOP-14 |
| ISL6326BCRZ-T | 功能描述:电流型 PWM 控制器 W/ANNEAL 4-PHS VR11 CNTRLR COM RoHS:否 制造商:Texas Instruments 开关频率:27 KHz 上升时间: 下降时间: 工作电源电压:6 V to 15 V 工作电源电流:1.5 mA 输出端数量:1 最大工作温度:+ 105 C 安装风格:SMD/SMT 封装 / 箱体:TSSOP-14 |
| ISL6326BIRZ | 功能描述:电流型 PWM 控制器 W/ANNEAL 4-PHS VR11 CNTRLR IND RoHS:否 制造商:Texas Instruments 开关频率:27 KHz 上升时间: 下降时间: 工作电源电压:6 V to 15 V 工作电源电流:1.5 mA 输出端数量:1 最大工作温度:+ 105 C 安装风格:SMD/SMT 封装 / 箱体:TSSOP-14 |
| ISL6326BIRZ-T | 功能描述:电流型 PWM 控制器 W/ANNEAL 4-PHS VR11 CNTRLR IND RoHS:否 制造商:Texas Instruments 开关频率:27 KHz 上升时间: 下降时间: 工作电源电压:6 V to 15 V 工作电源电流:1.5 mA 输出端数量:1 最大工作温度:+ 105 C 安装风格:SMD/SMT 封装 / 箱体:TSSOP-14 |
发布紧急采购，3分钟左右您将得到回复。