
MC68F375
QUEUED SERIAL MULTI-CHANNEL MODULE
MOTOROLA
REFERENCE MANUAL
Rev. 25 June 03
6-10
6.6.1 Port QS Data Register (PORTQS)
PORTQS determines the actual input or output value of a QSMCM port pin if the pin
is defined as general-purpose input or output. All QSMCM pins except the ECK pin can
be used as general-purpose input and/or output. When the SCIx transmitter is dis-
abled, TXDx is a discrete output; when the SCIx receiver is disabled, RXDx is a
discrete input. Writes to this register affect the pins defined as outputs; reads of this
register return the actual value of the pins.
6.6.2 PORTQS Pin Assignment Register (PQSPAR)
PQSPAR determines which of the QSPI pins, with the exception of the SCK pin, are
used by the QSPI submodule, and which pins are available for general-purpose I/O.
Table 6-8 Effect of DDRQS on QSPI Pin Function
QSMCM Pin
Mode
DDRQS Bit
Bit State
Pin Function
MISO
Master
DDQS0
0
Serial data input to QSPI
1
Disables data input
Slave
0
Disables data output
1
Serial data output from QSPI
MOSI
Master
DDQS1
0
Disables data output
1
Serial data output from QSPI
Slave
0
Serial data input to QSPI
1
Disables data input
SCK1
NOTES:
1. SCK/QGPIO6 is a digital I/O pin unless the SPI is enabled (SPE set in SPCR1), in which
case it becomes the QSPI serial clock SCK.
Master
DDQS2
—
Clock output from QSPI
Slave
—
Clock input to QSPI
PCS0/SS
Master
DDQS3
0
Assertion causes mode fault
1
Chip-select output
Slave
0
QSPI slave select input
1
Disables slave select input
PCS[1:3]
Master
DDQS[4:6]
0
Disables chip-select output
1
Chip-select output
Slave
0Inactive
1Inactive
PORTQS — Port QS Data Register
0xYF FC14
MSB
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
LSB
0
RESERVED
QDRX
D2
QDTX
D2
QDRX
D1
QDTX
D1
0
QDPC
S3
QDPC
S2
QDPC
S1
QDPC
S0
QD-
SCK
QD-
MOSI
QDMI-
SO
RESET:
0
1
0
1
0
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.