
MC68F375
SINGLE-CHIP INTEGRATION MODULE 2 (SCIM2E)
MOTOROLA
REFERENCE MANUAL
Rev. 25 June 03
4-76
This register contains seven 2-bit fields that determine the function of corresponding
chip-select pins. Bits [15:14] are not used. These bits always read zero; writes have
no effect. CSPAR0 bit 1 always reads one; writes to CSPAR0 bit 1 have no effect. The
alternate functions can be enabled by data bus mode selection during reset. This reg-
ister may be read or written at any time. After reset, software may enable one or more
pins as discrete outputs.
CSPAR1 contains five 2-bit fields that determine the functions of corresponding chip-
select pins. Bits [15:10] are reserved. These bits always read zero; writes have no
effect. Table 4-32 shows CSPAR1 pin assignments, including alternate functions that
can be enabled by data bus mode selection during reset.
CSPAR0 — Chip-Select Pin Assignment Register 0
0xYF FA44
MSB
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
LSB
0
CS5PA[1:0]
CS4PA[1:0]
CS3PA[1:0]
CSEPA[1:0]
CSMPA[1:0]
CS0PA[1:0]
CSBTPA[1:0]
RESET:
0
DATA21
NOTES:
1. The default state of this bit is taken from the listed bit of the data bus during reset.
1
1
1
1
1
1
Table 4-31 CSPAR0 Pin Assignments
CSPAR0 Field1
NOTES:
1. See Table 4-34 for pin assignment field encoding.
Chip-Select Signal
Alternate Signal
Discrete Output
CS5PA[1:0]
CS5
FC2
PC2
CS4PA[1:0]
—
FC1
PC1
CS3PA[1:0]
CS3
FC0
PC0
CSEPA[1:0]
CSE
BGACK
—
CSMPA[1:0]
CSM
BG
—
CS0PA[1:0]
CS0
BR
—
CSBTPA[1:0]
CSBOOT
——
CSPAR1 — Chip-Select Pin Assignment Register 1
0xYF FA46
MSB
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
LSB
0
CS10PA[1:0]
CS9PA[1:0]
CS8PA[1:0]
CS7PA[1:0]
CS6PA[1:0]
RESET:
0
DATA
71
NOTES:
1. Refer to Table 4-28 for CSPAR1 reset state information.
1
DATA
1
DATA
1
DATA
1
DATA
1
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.