参数资料
型号: MPC8272ADS
厂商: Freescale Semiconductor
文件页数: 103/158页
文件大小: 0K
描述: KIT DEVELOPMENT MPC8272
标准包装: 1
类型: MPU
适用于相关产品: MPC8272
所含物品:
Interconnect Signals
Table 8-4. P1—CPM Expansion Connector (continued)
Pin No.
B4
Signal Name
ATMRXEN# (PA28)
Attribute
I/O, T.S.
Description
ATM Receive Enable (L). When this signal is asserted (Low), while
the ATM port is enabled and ATMRFCLK 3 goes high, on octet of
data is available at the PM5384’s ATMRXD(7:0) lines.
When negated while ATMRFCLK goes high data on ATMRXD(7:0)
is invalid, however driven.
When the ATM port is disabled, this line may be used for any
available function for PA28.
FETH1TXEN (PA28)
I/O, T.S.
Fast-Ethernet 1 Transmit Enable (H). The PowerQUICC II will
assert (High) this line, to indicate data valid on the FETHTXD(3:0)
lines.
When the Fast-Ethernet port is disabled, this line may be used for
any available function of PA28.
B5
ATMRSOC (PA27)
I/O, T.S.
ATM Receive Start Of Cell (H). When this signal is asserted (High),
while the ATM port is enabled, it indicates, that the 1’st octet of
data for the received cell is available at the PM5384’s
ATMRXD(7:0) lines. This line is updated over the rising edge of
ATMRFCLK.
When the ATM port is disabled, this line is tristated and may be
used for any available function for PA27.
FETH1RXDV (PA27)
I/O, T.S.
Fast-Ethernet 1 Receive Data Valid (H). When this signal is
asserted (High) while the Fast Ethernet port is enabled and
FETHRXCK goes high, it indicates that data is valid on the MII
Receive Data lines - FETHRXD(3:0).
When the Fast Ethernet port is disabled, this line is tristated and
may be used for any available function go PA27.
B6
ATMRCA (PA26)
I/O, T.S.
ATM Receive Cell Available (H). When this signal is asserted
(High), while the ATM port is enabled and ATMRFCLK goes high,
it indicates that the PM5384’s receive FIFO is either full or that
there are 4 empty bytes left in it - PM5384 internal programming
dependent.
When the ATM port is disabled, this line is tristated and may be
used for any available function of PA26.
FETH1RXER (PA26)
I/O, T.S.
Fast-Ethernet 1 Receive Error (H). When this signal is asserted
(High) by the DM9161, while the Ethernet port is enabled and
FETH1RXCK goes high, it indicates that the port is receiving
invalid data symbols from the network.
When the Ethernet port is disabled, this line is tristated and may be
used for any available function of PA26.
Chapter 8. Support
相关PDF资料
PDF描述
MPC8308-RDB BOARD REF DESIGN MPC8308
MPC8309-KIT KIT EVALUATION FOR MPC830X
MPC8315E-RDB PROCESSOR BOARD PWRQUICCII PBGA
MPC8349E-MITX-GP KIT REFERENCE PLATFORM MPC8349E
MPC8349E-MITXE BOARD REFERENCE FOR MPC8349
相关代理商/技术参数
参数描述
MPC8272CVR 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:MPC8272 PowerQUICC II Family Hardware Specifications
MPC8272CVRB 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:PowerQUICC II⑩ Family Hardware Specifications
MPC8272CVRE 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:PowerQUICC II⑩ Family Hardware Specifications
MPC8272CVRI 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:PowerQUICC II⑩ Family Hardware Specifications
MPC8272CVRM 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:PowerQUICC II⑩ Family Hardware Specifications