- 您现在的位置：买卖IC网 > PDF目录385639 > MT46V4M32 (Micron Technology, Inc.) DOUBLE DATA RATE DDR SDRAM PDF资料下载
参数资料
| 型号： | MT46V4M32 |
| 厂商： | Micron Technology, Inc. |
| 英文描述： | DOUBLE DATA RATE DDR SDRAM |
| 中文描述： | 双倍数据速率的DDR SDRAM内存 |
| 文件页数： | 7/66页 |
| 文件大小： | 1921K |
| 代理商： | MT46V4M32 |
第1页第2页第3页第4页第5页第6页当前第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页
7
128Mb: x32 DDR SDRAM
4M32DDR_B.p65 – Rev. B, Pub. 7/02
Micron Technology, Inc., reserves the right to change products or specifications without notice.
2002, Micron Technology, Inc.
128Mb: x32
DDR SDRAM
ADVANCE
FUNCTIONAL DESCRIPTION
The 128Mb DDR SDRAM is a high-speed CMOS,
dynamic
random-access
134,217,728 bits. The 128Mb DDR SDRAM is internally
configured as a quad-bank DRAM.
The 128Mb DDR SDRAM uses a double data rate
architecture to achieve high-speed operation. The
double data rate architecture is essentially a 2
n
-
prefetch architecture, with an interface designed to
transfer two data words per clock cycle at the I/O pins.
A single read or write access for the 128Mb DDR SDRAM
consists of a single 2
n
-bit wide, one-clock-cycle data
transfer at the internal DRAM core and two correspond-
ing
n
-bit wide, one-half-clock-cycle data transfers at
the I/O pins.
Read and write accesses to the DDR SDRAM are
burst oriented; accesses start at a selected location and
continue for a programmed number of locations in a
programmed sequence. Accesses begin with the regis-
tration of an ACTIVE command, which is then followed
by a READ or WRITE command. The address bits regis-
tered coincident with the ACTIVE command are used
to select the bank and row to be accessed (BA0, BA1
select the bank; A0-A11 select the row). The address
bits registered coincident with the READ or WRITE com-
mand are used to select the starting column location
for the burst access.
Prior to normal operation, the DDR SDRAM must be
initialized. The following sections provide detailed in-
formation covering device initialization, register defi-
nition, command descriptions and device operation.
memory
containing
Initialization
DDR SDRAMs must be powered up and initialized
in a predefined manner. Operational procedures other
than those specified may result in undefined opera-
tion. Power must first be applied to V
DD
and V
DD
Q simul-
taneously, and then to V
REF
(and to the system V
TT
). V
TT
must be applied after V
DD
Q to avoid device latch-up,
which may cause permanent damage to the device.
V
REF
can be applied any time after V
DD
Q but is expected
to be nominally coincident with V
TT
. Except for CKE,
inputs are not recognized as valid until after V
REF
is
applied. CKE is an SSTL_2 input but will detect an
LVCMOS LOW level after V
DD
is applied. Maintaining
an LVCMOS LOW level on CKE during power-up is re-
quired to ensure that the DQ and DQS outputs will be
in the High-Z state, where they will remain until driven
in normal operation (by a read access). After all power
supply and reference voltages are stable, and the clock
is stable, the DDR SDRAM requires a 200μs delay prior
to applying an executable command.
Once the 200μs delay has been satisfied, a DESE-
LECT or NOP command should be applied, and CKE
should be brought HIGH. Following the NOP com-
mand, a PRECHARGE ALL command should be ap-
plied. Next a LOAD MODE REGISTER command should
be issued for the extended mode register (BA1 LOW
and BA0 HIGH) to enable the DLL, followed by another
LOAD MODE REGISTER command to the mode regis-
ter (BA0/BA1 both LOW) to reset the DLL and to pro-
gram the operating parameters. Two-hundred clock
cycles are required between the DLL reset and any
READ command. A PRECHARGE ALL command should
then be applied, placing the device in the all banks idle
state.
Once in the idle state, two AUTO REFRESH cycles
must be performed (
t
RFC must be satisfied.) Addition-
ally, a LOAD MODE REGISTER command for the mode
register with the reset DLL bit deactivated (i.e., to pro-
gram operating parameters without resetting the DLL)
is recommended by JEDEC specification but is not re-
quired by the Micron device. Following these require-
ments, the DDR SDRAM is ready for normal operation
once a value has been written in to the DRAM and it has
been refreshed correctly. Read accesses to the DRAM
prior to it being written in to the DRAM must be assumed
to be unknown and unrepeatable.
REGISTER DEFINITION
MODE REGISTER
The mode register is used to define the specific mode
of operation of the DDR SDRAM. This definition in-
cludes the selection of a burst length, a burst type, a
CAS latency and an operating mode, as shown in Fig-
ure 1. The mode register is programmed via the MODE
REGISTER SET command (with BA0 = 0 and BA1 = 0)
and will retain the stored information until it is pro-
grammed again or the device loses power (except for
bit A8, which is self-clearing).
Reprogramming the mode register will not alter the
contents of the memory, provided it is performed cor-
rectly. The mode register must be loaded (reloaded)
when all banks are idle and no bursts are in progress,
and the controller must wait the specified time before
initiating the subsequent operation. Violating either
of these requirements will result in unspecified opera-
tion.
Mode register bits A0-A2 specify the burst length,
A3 specifies the type of burst (sequential or inter-
leaved), A4-A6 specify the CAS latency, and A7-A11
specify the operating mode.
相关PDF资料 |
PDF描述 |
|---|---|
| MT46V4M32LG | I.MX31 LITE KIT |
| MT46V64M4 | 16 Meg x 4 x 4 banks DDR SDRAM(16M x 4 x 4组,双数据速率同步动态RAM) |
| MT46V64M8 | 16 Meg x 8 x 4 banks DDR SDRAM(16M x 8 x 4组,双数据速率同步动态RAM) |
| MT48LC16M8A1TG | SYNCHRONOUS DRAM |
| MT48LC32M4A1 | ECONOLINE: RSZ/P - 1kVDC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MT46V4M32LG | 制造商:MICRON 制造商全称:Micron Technology 功能描述:DOUBLE DATA RATE DDR SDRAM |
| MT46V64M16 | 制造商:MICRON 制造商全称:Micron Technology 功能描述:DOUBLE DATA RATE (DDR) SDRAM |
发布紧急采购，3分钟左右您将得到回复。