参数资料
型号: PC34708VM
厂商: FREESCALE SEMICONDUCTOR INC
元件分类: 电源管理
英文描述: 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PBGA206
封装: 13 X 13 MM, 0.80 MM PITCH, LEAD FREE, MO-275HHAC-1, MAPBGA-206
文件页数: 32/200页
文件大小: 5160K
代理商: PC34708VM
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页当前第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页第175页第176页第177页第178页第179页第180页第181页第182页第183页第184页第185页第186页第187页第188页第189页第190页第191页第192页第193页第194页第195页第196页第197页第198页第199页第200页
Analog Integrated Circuit Device Data
Freescale Semiconductor
127
PC34708
Functional Block Requirements and Behaviors
Control Interface SPI/I2C Block Description and Application Information
7.11.4 I2C Interface
7.11.4.0.1 I2C Configuration
When configured for I2C mode, the interface may be used to access the complete register map previously described for SPI
access. Since SPI configuration is more typical, references within this document will generally refer to the common register set
as a “SPI map” and bits as “SPI bits”; however, it should be understood that access reverts to I2C mode when configured as such.
The SPI pins CLK and MISO are reused for the SCL and SDA lines respectively. Selection of I2C mode for the interface is
configured by hard-wiring the CS pin to VCOREDIG on the application board. The state of CS is latched in during the initialization
phase of a Cold Start sequence, so the I2CS bit is defined for bus configuration before the interface is activated. The pull-down
on CS will be deactivated if the high state is detected (indicating I2C mode).
In I2C mode, the MISO pin is connected to the bus as an open drain driver, and the logic level is set by an external pull-up. The
part can function only as an I2C slave device, not as a host.
7.11.4.1 I2C Device ID
I2C interface protocol requires a device ID for addressing the target IC on a multi-device bus. To allow flexibility in addressing for
bus conflict avoidance, pin programmable selection is provided to allow configuration for the address LSB(s). This product
supports 7-bit addressing only; support is not provided for 10-bit or general Call addressing.
Because the MOSI pin is not utilized for I2C communication, it is reassigned for pin programmable address selection by
hardwiring to VCOREDIG or GND at the board level when configured for I2C mode. MOSI will act as Bit 0 of the address. The
I2C address assigned to FSL PM ICs (shared amongst our portfolio) is given as follows:
00010-A1-A0, the A1 and A0 bits are allowed to be configured for either 1 or 0. The A1 address bit is internally hardwired as a
“0”, leaving the LSB A0 for board level configuration. The designated address then is defined as: 000100-A0.
7.11.4.2 I2C Operation
The I2C mode of the interface is implemented generally following the Fast Mode definition which supports up to 400 kbits/s
operation. (Exceptions to the standard are noted to be 7-bit only addressing, and no support for general Call addressing) Timing
diagrams, electrical specifications, and further details on this bus standard, is available on the internet, by typing the
“I2C specification” in the web search string field.
Standard I2C protocol utilizes bytes of 8 bits, with an acknowledge bit (ACK) required between each byte. However, the number
of bytes per transfer is unrestricted. The register map is organized in 24 bit registers which corresponds to the 24 bit words
supported by the SPI protocol of this product. To ensure that I2C operation mimics SPI transactions in behavior of a complete 24
bit word being written in one transaction, software is expected to perform write transactions to the device in 3-byte sequences,
beginning with the MSB. Internally, data latching will be gated by the acknowledge at the completion of writing the third
consecutive byte.
Failure to complete a 3-byte write sequence will abort the I2C transaction and the register will retain its previous value. This could
be due to a premature STOP command from the master, for example.
I2C read operations are also performed in byte increments separated by an ACK. Read operations also begin with the MSB and
3-bytes will be sent out unless a STOP command or NACK is received prior to completion.
tRDHLD
Time MISO will remain stable after the falling edge of CLK
4.0
tRDEN
Time MISO needs to become active after the rising edge of CS
4.0
tRDDIS
Time MISO needs to become inactive after the falling edge of CS
4.0
Notes
74.
This table reflects a maximum SPI clock frequency of 26 MHz.
Table 123. SPI Interface Timing Specifications(74)
Parameter
Description
T min (ns)
相关PDF资料
PDF描述
PC34708VK 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PBGA206
PCF1252-6T 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO8
PCF1252-8T-T 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO8
PCF1252-4T-T 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO8
PCF1252-4T 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO8
相关代理商/技术参数
参数描述
PC34709VK 制造商:Freescale Semiconductor 功能描述:PMIC 5SW,6 LDO,BST - Bulk
PC34709VKR2 制造商:Freescale Semiconductor 功能描述:PMIC 5SW,6 LDO,BST - Tape and Reel
PC34710EW 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Adjustable Dual Output Switching Power Supply
PC34710EWR2 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Adjustable Dual Output Switching Power Supply
PC3-48-12 功能描述:DC/DC转换器 3W 12V 0.25A RoHS:否 制造商:Murata 产品: 输出功率: 输入电压范围:3.6 V to 5.5 V 输入电压(标称): 输出端数量:1 输出电压(通道 1):3.3 V 输出电流(通道 1):600 mA 输出电压(通道 2): 输出电流(通道 2): 安装风格:SMD/SMT 封装 / 箱体尺寸: