
Data Sheet
387
Rev. 1.2, 2006-01-26
QuadFALCTM
PEF 22554 E
E1 Registers
CRC Error Counter 3 Lower Byte
CRC Error Counter (detected at T Reference Point in Sa6-Bit) for CE(15:0): GCR.ECMC = 0B: If doubleframe
format is selected, CEC3H/L has no function. If CRC-multiframe mode is enabled, CEC3H/L works as Sa6-bit error
indication counter (16 bits) which counts the Sa6-bit sequence 0010B and 0011B in every received CRC
submultiframe. Incrementing the counter is only possible in the multiframe synchronous state FRS0.LMFA =
0B.Sa6-bit sequence: SA61, SA62, SA63, SA64 = 0010B or 0011B where SA61 is received in frame 1 or 9 in every
multiframe. The error counter does not roll over. During alarm simulation, the counter is incremented once per
submultiframe up to its saturation.
CEC3L_E
Offset
Reset Value
CRC Error Counter 3 Lower Byte
xx5AH
00H
Field
Bits
Type
Description
CE7
7
r
Multiframe Counter
GCR.ECMC = 1B: This 6-bit counter increments with each multiframe
period in the asynchronous state FRS0.LFA/LMFA = 1B. During alarm
simulation, the counter is incremented once per multiframe up to its
saturation.
CE6
6
CE5
5
CE4
4
CE3
3
CE2
2
CE1
1
r
Change of Frame Alignment Counter
GCR.ECMC = 1B: This 2-bit counter increments with each detected
change of frame/multiframe alignment. The error counter does not roll
over. During alarm simulation, the counter is incremented once per
multiframe up to its saturation. Clearing and updating the counter is done
according to bit FMR1.ECM.
If this bit is reset the error counter is permanently updated in the buffer.
For correct read access of the error counter bit DEC.DCEC3 has to be
set. With the rising edge of this bit updating of the buffer is stopped and
the error counter is reset. Bit DEC.DCEC3 is reset automatically with
reading the error counter high byte. If FMR1.ECM is set every second
(interrupt ISR3.SEC) the error counter is latched and then automatically
reset. The latched error counter state should be read within the next
second.
CE0
0