
QuadFALC
TM
PEF 22554 E
Pin Descriptions
Data Sheet
70
Rev. 1.2, 2006-01-26
P12
XL2.4
O (analog) –
Transmit Line 2, port 4
Analog output for the external transformer. Selected if
LIM1.DRS is cleared. After reset this pin is in high-
impedance state until bit FMR0.XC1 is set and XPM2.XLT is
cleared.
XDON4
O
–
Transmit Data Output Negative, port 4
This digital output for transmitted dual-rail
PCM(-) route signals can provide
Half bauded signals with 50% duty cycle (LIM0.XFB = 0
B)
or
Full bauded signals with 100% duty cycle (LIM0.XFB =
1
B)
The data is clocked on positive transitions of XCLK4 in both
cases. Output polarity is selected by bit LIM0.XDOS (after
reset: active low).
The dual-rail mode is selected if LIM1.DRS and FMR0.XC1
are set. After reset this pin is in high-impedance state until
register LIM1.DRS is set and XPM2.XLT cleared.
XFM4
O
–
Transmit Frame Marker, port 4
This digital output marks the first bit of every frame
transmitted on port XDOP. This function is only available in
the optical interface mode (LIM1.DRS = 1
B and FMR0.XC1 =
0
B). Data is clocked on positive transitions of XCLK4. After
reset this pin is in high-impedance state until register
LIM1.DRS is set and XPM2.XLT cleared.
In remote loop configuration the XFM4 marker is not valid.
Clock Signals
B4
MCLK
I
–
Master Clock
A reference clock of better than ±32 ppm accuracy in the
range of 1.02 to 20 MHz must be provided on this pin. The
QuadFALC
TM internally derives all necessary clocks from this
master
(see registers GCM(8:1)).
N6
SYNC
I
PU
Clock Synchronization of DCO-R
If a clock is detected on pin SYNC the
DCO-R circuitry of the OctalFALC
TM synchronizes to this
1.544/2.048 MHz clock (see LIM0.MAS, CMR1.DCS and
CMR2.DCF). Additionally, in master mode the OctalFALC
TM
is able to synchronize to an 8 kHz reference clock (IPC.SSYF
= 1
B). If not connected, an internal pullup transistor ensures
high input level.
Table 2
I/O Signals for P/PG-LBGA-160-1 (cont’d)
Ball No. Name
Pin Type
Buffer
Type
Function