
QuadFALCTM
PEF 22554 E
T1/J1 Registers
Data Sheet
512
Rev. 1.2, 2006-01-26
IRSP
3
rw
Internal Receive System Frame Sync Pulse
0B
The frame sync pulse for the receive system interface is sourced
by SYPR (if SYPR is applied). If SYPR is not applied, the frame
sync pulse is derived from RDO output signal internally free
running).
Note: The use of IRSP = 0B is recommended.
1B
The frame sync pulse for the receive system interface is internally
sourced by the DCO-R circuitry. This internally generated frame
sync signal can be output (active low) on multifunction ports RP(A
to D) (RPC(3:0) = 0001B).
Note: This is the only exception where the use of RFM and SYPR is
allowed at the same time. Because only one set of offset
registers (RC1/0) is available, programming is done by using
the SYPR calculation formula in the same way as for the
external SYPR pulse. Bit IRSC must be set for correct
operation.
IRSC
2
rw
Internal Receive System Clock
0B
The working clock for the receive system interface is sourced by
SCLKR of or in receive elastic buffer bypass mode from the
corresponding extracted receive clock RCLK.
1B
The working clock for the receive system interface is sourced
internally by DCO-R or in bypass mode by the extracted receive
clock. SCLKR is ignored.
IXSP
1
rw
Internal Transmit System Frame Sync Pulse
0B
The frame sync pulse for the transmit system interface is sourced
by SYPX.
1B
The frame sync pulse for the transmit system interface is internally
sourced by the DCO-R circuitry. Additionally, the external XMFS
signal defines the transmit multiframe begin. XMFS is enabled or
disabled by the multifunction port configuration. For correct
operation bits CMR2.IXSC/IRSC must be set. SYPX is ignored.
IXSC
0
rw
Internal Transmit System Clock
0B
The working clock for the transmit system interface is sourced by
SCLKX.
1B
The working clock for the transmit system interface is sourced
internally by the working clock of the receive system interface.
SCLKX is ignored.
Field
Bits
Type
Description