
QuadFALCTM
PEF 22554 E
T1/J1 Registers
Data Sheet
616
Rev. 1.2, 2006-01-26
Interrupt Status Register 3
All bits are reset when ISR3 is read. If bit GCR.VIS is set, interrupt status bits in ISR3 are flagged although they
are masked by register IMR3. However, these masked interrupt statuses neither generate a signal on INT (or
ISR3_T
Offset
Reset Value
Interrupt Status Register 3
xx6BH
00H
Field
Bits
Type
Description
ES
7
r
Errored Second
This bit is set if at least one enabled interrupt source by ESM is set during
the time interval of one second. Interrupt sources of ESM register:
LFA = Loss of frame alignment detected
FER = Framing error received
CER = CRC error received
AIS = Alarm indication signal (blue alarm)
LOS = Loss-of-signal (red alarm)
CVE = Code violation detected
SLIP = Transmit slip or receive slip positive/negative detected
SEC
6
r
Second Timer
The internal one-second timer has expired. The timer is derived from
clock RCLK.
LLBSC
3
r
Line Loop-Back Status Change/PRBS Status Change
Depending on bit LCR1.EPRM the source of this interrupt status
changed:LCR1.EPRM = 0B: This bit is set, if the LLB activate signal or the
LLB deactivate signal is detected over a period of 33,16 ms with a bit error
rate less than 10-2. The LLBSC bit is also set, if the current detection
status is left, i.e., if the bit error rate exceeds 10-2.The actual detection
status can be read from the FRS1.LLBAD and FRS1.LLBDD,
respectively.
PRBS Status ChangeLCR1.EPRM = 1B: With any change of state of the
PRBS synchronizer this bit is set. The current status of the PRBS
synchronizer is indicated in FRS1.LLBAD.
RSN
1
r
Receive Slip Negative
The frequency of the receive route clock is greater than the frequency of
the receive system interface working clock based on 1.544 MHz. A frame
RSP
0
r
Receive Slip Positive
The frequency of the receive route clock is less than the frequency of the
receive system interface working clock based on 1.544 MHz. A frame is