
QuadFALCTM
PEF 22554 E
T1/J1 Registers
Data Sheet
440
Rev. 1.2, 2006-01-26
Command Register
CMDR_T
Offset
Reset Value
Command Register
xx02H
00H
Field
Bits
Type
Description
RMC
7
w
Receive Message Complete - HDLC Channel 1
Confirmation from external micro controller to QuadFALCTM that the
current frame or data block has been fetched following a RPF or RME
interrupt, thus the occupied space in the RFIFO can be released. If RMC
is given while RFIFO is already cleared, the next incoming data block is
cleared instantly, although interrupts are generated.
RRES
6
w
Receiver Reset
The receive line interface except the clock and data recovery unit (DPLL),
the receive framer, the one-second timer and the receive signaling
controller are reset. However the contents of the control registers is not
deleted.
A receiver reset should be made after switching from power down to
power up (GCR.PD 1 -> 0B).
XREP
5
w
Transmission Repeat - HDLC Channel 1
If XREP is set together with XTF (write 24H to CMDR), the QuadFALC
TM
repeatedly transmits the contents of the XFIFO (1 up to 64 bytes) without
HDLC framing fully transparently, i.e. without flag, CRC.
If XREP is set together with XME (write 22H to CMDR), the QuadFALC
TM
repeatedly transmits the contents of the XFIFO (1 up to 64 bytes)
including HDLC framing and calculated CRC.
The cyclic transmission is stopped with a SRES command or by resetting
XREP.
Note: During cyclic transmission the XREP-bit has to be set with every
write operation to CMDR.
XRES
4
w
Transmitter Reset
The transmit framer and transmit line interface excluding the system
clock generator and the pulse shaper are reset. However the contents of
the control registers is not deleted.
XHF
3
w
Transmit HDLC Frame - HDLC Channel 1
After having written up to 32 or 64 bytes to the XFIFO, this command
initiates the transmission of a HDLC frame.
XTF
2
w
Transmit Transparent Frame - HDLC Channel 1
Initiates the transmission of a transparent frame without HDLC framing.