
RELEASED
DATA SHEET
PM7366 FREEDM-8
ISSUE 4
PMC-1970930
FRAME ENGINE AND DATA LINK MANAGER
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA,INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
105
Register 0x108 : RCAS Framing Bit Threshold
Bit
Type
Function
Default
Bit 31 to
Bit 16
Unused
XXXXH
Bit 15
Unused
X
Bit 14
Unused
X
Bit 13
Unused
X
Bit 12
Unused
X
Bit 11
Unused
X
Bit 10
Unused
X
Bit 9
Unused
X
Bit 8
Unused
X
Bit 7
Unused
X
Bit 6
R/W
FTHRES[6]
0
Bit 5
R/W
FTHRES[5]
1
Bit 4
R/W
FTHRES[4]
1
Bit 3
R/W
FTHRES[3]
1
Bit 2
R/W
FTHRES[2]
1
Bit 1
R/W
FTHRES[1]
1
Bit 0
R/W
FTHRES[0]
1
This register contains the threshold used by the clock activity monitor to detect for framing
bits/bytes.
Note
This register is not byte addressable. Writing to this register modifies all the bits in the register.
Byte selection using byte enable signals (CBEB[3:0]) are not implemented. However, when all
four byte enables are negated, no access is made to this register.
FTHRES[6:0]:
The framing bit threshold bits (FTHRES[6:0]) contains the threshold used by the clock activity
monitor to detect for the presence of framing bits. A counter in the clock activity monitor of
each receive link increments at each SYSCLK and is cleared, when the BSYNC bit of that link
is set low, by each rising edge of the corresponding RCLK[n]. When the BSYNC bit of that